## TELECOMMUNICATION SPEECH A/D-CONVERTER COMPONENTS



### **Contents**

l.	Switching Components µPD22100C	4x4 Analog (Crosspoint Switch)	1 – 1
II.	Line Interface Components μPD9513D/4D μPD9516D/7D Latch-up Considerations μPD9601D/2D Reliability Report	PCM COMBOs PCM COMBOs µPD951xD PCM COMBOs µPD951xD/µPD960xD	2 - 1 3 - 1 4 - 1 5 - 1 6 - 1
III.	Transmission Components μPD6302G/CA	MSK (FFSK) MODEM	7 – 1
IV.	Signal Processor Components µPD7720A/77C20A/77P20		8 – 1
V.	Speech Synthese Components $\mu PD7755/56/59$		9 – 1
VI	. A/D And D/A Converter μPC603 to μPD7004		10 – 1



## μPD22100C 4x4 CROSSPOINT SWITCH WITH CONTROL MEMORY





# 4 x 4 CROSSPOINT SWITCH WITH CONTROL MEMORY CMOS


The  $\mu$ PD22100C consists of 16 crosspoint switches organized in 4 rows and 4 columns. Any of the 16 Switches can be selected by applying its address to the device and pulse to the strobe input. The selected crosspoint will turn on if during strobe, Data In was a one and will turn off if during strobe, Data In was a zero. Other switches are unaffected. On internal power-on reset turns off all-switches as power is applied.

Truth Table


Г		INPL	ITS			SELECTED CHANNELS
s					_	YX0 YX1 YX2 YX3 YX0 YX1 YX2 YX3 YX0 YX1 YX2 YX3 YX0 YX1 YX2 YX3
L	X	X	X	X		NC ———
Н	L	L	L	L	L	OFF NC
Н	L	L	L	L		
н		_				NC OFF NC
''	-	_				
Н	L	L	L	Н	Н	NC ON NC
Н	L	L	Н	L	L	NCOFF NC
н	L	L	н	L	н	NCON NC
н	L	L	н	н	L	NC
н	L	L	н	н	н	NCON NC
1:	:	:	Ċ	:	:	
						•
1:	:	:			:	:
		٠	•	٠	•	
:		:				
Н	H	H	Н	H	Ĺ	NC
I		• • •		-	_	
Н	Н	Н	Н	Н	Н	NC ———→ ON

L : Low Level, H : High Level, NC : No Change, x : L or H

#### Package Dimensions (Unit: mm)




#### Connection Diagram (Top View)






**Block Diagramm** 



S : Strobe D : Data in

n : Analog Switch

**Timing Chart** 





### Absolute Maximum Ratings (Ta=25 °C)

Item	Symbol	Absolute Maximum Ratings	Unit
DC Supply Voltage	VDD	-0.5~+20	V
Input Voltage	VI	-0.5∼V <sub>DD</sub> +0.5	V
Input Current	II	10	mA
Power Dissipation	PD	200	mW
Operating Temp.	Topt	<b>-40∼+85</b>	°C
Storage Temp.	T <sub>stg</sub>	- 65 ~ + 125	°C

### Recommended Operating Conditions (Ta = -40/+ 85°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating Voltage	VDD		3		18	V
Input Voltage	VIH	Annual SEC (1889) Law an along (1890) TE Parkinsking (1890) (1890)	0.7V <sub>DD</sub>		V <sub>DD</sub>	٧
Input Voltage	VIL		0		0.3V <sub>DD</sub>	٧
Analog Input Volt	VIA		Vss		VDD	V

#### **Electrical Characteristics**

H			Conditions	Ta=-	-40°C	T,	a=25	°C	Ta=	+ 85°C	11-14
Item		VDD(V)	Conditions	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit
		5			1000		225	1250		1440	
On-State Resistance	RON	10	VIS=VDD-VSS		145		85	180		200	Ω
On-State Resistance		12	VIS 2		110		75	135		165	
		15			75		65	95		110	
		5					35				
On-State Resistance Difference Between	∆Ron	10	VDD-VSS			1.5	20				Ω
Any Two Switches	ANON	12	$V_{IS} = \frac{V_{DD} - V_{SS}}{2}$				18				12
		15					15				
Input Leakage Current	IL	18	All Switches OFF		±100		±1	±100		±10000	nA
		5	Switch ON	3.5		3.5			3.5		V
Input Voltage (Logic)	VIII	10		7		7			7		
(Logio)		15	RON <ron max.<="" td=""><td>11</td><td></td><td>11</td><td></td><td></td><td>11</td><td></td></ron>	11		11			11		
		5	Switch OFF		1.5			1.5		1.5	
Input Voltage (Logic)	VII	10			3			3		3	V
(203.0)		15	IL<0.2 μA		4			4		4	
Input Current	11	18	VI=VSS, VDD		±0.1		±10 <sup>-3</sup>	±1		±1	μА
		5	1.1		5		0.04	5		150	
Quiescent	Inc	10	VI-Voc Voc		10		0.04	10		300	μА
Current	IDD	15	VI=VSS, VDD		20		0.04	20		600	
		20			100		0.08	100		3000	

## μPD22100C



Switching Characteristics (Ta = 25 °C)

Characteristics	Symbol	VDD(V)		Conditions		Min.	Тур.	Мах.	Unit
Propagation Set Up Time		5	Signal IN	NPUT → Signal (	OUTPUT		30	60	
		10	RL=10	$k\Omega$ , $C_L = 50 pF$			15	30	ns
	tPHL	15	tr = tf = 2	20 NS			10	20	
		5	Strobe II	NPUT			300	600	
Propagation  Set Up Time  Hold Time	tPZH	10					125	250	ns
		15					80	160	
		5	Data INF	UT			110	220	
	tPZH	10					40	80	ns
Set Up Time Hold Time Frequency		15					25	50	
		5	Address	INPUT			350	700	
Propagation	tPZH	10					135	270	ns
	VDD(V)	90	180						
tPLi tPHI tPZi tPZi tPZi tPZi tPZi tPLi tPLi tPLi tPLi tPLi tPLi tPLi tPL		5	Strobe II	NPUT	$R_{\parallel} = 1 k\Omega$		165	330	ns
	tPHZ	10			CL=50 pF		85	170	
		15			RI = 1 kΩ CL = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ CL = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ CL = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Cl = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Cl = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Cl = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Cl = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Cl = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Cl = 50 pF Lr, tj = 20 ns  Ri = 1 kΩ Ri				
		5	Data INF	t IT			210	420	
	tPLZ	10					110	220	ns
		15					100	200	
	-	5	Address	INPUT			435	870	
	tPHZ	10					210	420	ns
		15					160	320	
		5	Data INF	UT			95	190	
Set Up Time	tset up	10	Strobe	•			25	50	ns
		15	Addre	IPUT → Signal OUTPUT   30   60   15   15   15   15   15   15   15   1	30				
		5	Data INF	UT			180	360	
Hold Time	thold	10	Strobe	INPUT			110	220	ns
		15	Addre	ss INPUT			35	70	
		5				0.6	1.2		
Frequency	lømax	1.0	RL=1 k	Ω. Cι = 50 pF		1.6	3.2		MHz
		15				2.5	- 5	30 60 15 30 10 20 00 600 25 250 80 160 10 220 40 80 25 50 50 700 35 270 90 180 65 330 85 170 70 140 10 420 10 220 00 200 35 870 10 420 60 320 95 190 25 50 15 30 80 360 10 220 35 70 .2 5 60 600 20 240 90 150 75 5 7.5	
Strobe Pulse	traz	5	.,. ===				300	600	
Hold Time Frequency Strobe Pulse		10					120	240	ns
•		15					90	150	
Crosstalk Voltage		10			ar		75		mV (peak)
4,5							5	7.5	pF
INPUT Capacitance	CIN		Signal	Xn			30		pf
Feedthrough			INPUT	Yn			30		
Capacitance	CIN/OUT			· · · · · · · · · · · · · · · · · · ·			0.4		pF




#### Switching Time Characteristics (Ta = 25°C)


Characteristics	Symbol	V <sub>DD</sub> (V)			Min.	Тур.	Мах.	Unit
Frequency Response (Switch on)	_	10		R <sub>L</sub> = 1 k $\Omega$ , V <sub>IS</sub> = 5 V(P-P) 20 log $\frac{V_{OS}}{V_{IS}}$ = -3 dB				MHz
Feedthrough Attenuation (Switch Off)	-	10		R <sub>L</sub> 1 kΩ, f = 1.6 kHz, VIS = 5 V (P-P) Sine Wave Input				dB
Sine Wave Distortion	-	10	$R_1 = 1 k\Omega$ , V <sub>IS</sub> $f = 1kHz$	s = 5 V (P-P)		0.5		%
Crosstalk Between			RL=1 kΩ	$20 \log \frac{V_0(B)}{V_1(A)} = -40 dB$		1.5		MHz
Any Two Switches	_	10		$20 \log \frac{V_0 (B)}{V_1 (A)} = -110 dB$		0.1		kHZ

#### **TEST CIRCUITS**


#### ☐ PROPAGATION DELAY TIMES

### (1) SIGNAL INPUT → SIGNAL OUTPUT





### (2) STROBE INPUT → OUTPUT





# μPD9513D/9514D PCM COMBO





## μPD951X Familiy Lineup

	0	Signaling		Clock				
Туре	Com- panding law		SYNC/ ASYNC Operation	Fixed Data Rate Mode	Variable Data Rate Mode	Input AMP	Test Capability	Package
μ <b>P</b> D9514D	Αorμ	Sign.	Sync/ Async	1,536 or 1,544 or 2,048 Mbps	64 K to 2,048 Mbps Non-Sign.	Inverting or Non-Inv.	<ul> <li>analog loop back</li> <li>Xmit encoder</li> <li>Rcv &amp; Xmit Filter</li> </ul>	24 pin Cer DIP
μPD9513D	Αorμ	Non-Sign.	Sync only	1,536 or 1,544 or 2,048 Mbps	64 K to 2,048 Mbps	Inverting or Non-Inv.	<ul><li>Xmit encoder</li><li>Rcv &amp; Xmit Filter</li></ul>	20 pin Cer DIP
μPD9516D	μ	Non-Sign.	Sync only	2,048 Mbps only	64 K to 2,048 Mbps	Inverting only	None	16 pin Cer DIP
PD9517Dپر	А	Non-Sign.	Sync only	2,048 Mbps only	64 K to 2,048 Mbps	Inverting only	None	16 pin Cer DIP





The  $\mu$ PD9513D and  $\mu$ PD9514D are single-chip PCM CODEC (COMBO) LSIs with transmit/receive filters. The  $\mu$ PD9514D transmit/receive channel is capable of asynchronous operation, so its application is ideal to D3/D4 type channel banks and subscriber carrier systems. The  $\mu$ PD9513D does not work asynchronously, and the number of pins it has is reduced to 20. Therefore, suitable applications for it are in PBX's and central office switching systems where synchronous operation and high-density mounting are required.

These CODEC LSIs have wide dynamic ranges. Therefore, in addition to use in communication systems, they can be used in various applications such as digital processing of voice signals.

#### **Features**

- These are complete single-chip PCM CODECs (COMBO) LSIs with the following circuits internally provided:
- Transmit channel input operational amplifier
- Transmit channel RC-active LPF and switched capacitor HPF/LPF
- μ-law/A-law compatible coder and decoder
- Autozero circuit
- Receive channel switched-capacitor LPF
- Receive channel balanced output power amplifier
- High-accuracy reference voltage circuit
- Serial I/O interface circuit
- μ-law/A-law mode setting by pin connection
- Two types of data transmission modes
   Fixed data rate (1.536/1.544/2.048MHz selectable)
   Variable data r te (64Kbps to 2.048 Mbps)
- Balanced/unbalanced output power amplifier capable of directly driving a 600Ω load is internally supported as a receive output amplifier
- Low power consumption
   80 mW TYP in normal operation
   8 mW TYP in power-down mode
- Capable of asynchronous operation of transmit/receive channel\*
- Internally provided signaling function\*
- Internally provided analog loopback test function\*
- Single-chip CMOS monolithic LSI
- 24-pin ceramic DIP\*
- 20-pin ceramic DIP\*\*
- 9513AD/9514AD same specification as 9513D/9514D but latch up free
- \* Provided in µPD9514D only
- \*\* Provided in µPD9513D only


Note: Parameters exceeding the values specified in the following tables, should be filled-in by each customer in the specially reserved columns (Customer specification) and returned to NEC. Additional information needed:




#### Package Dimensions (Unit: mm)

#### μPD9513D **μPD9514D** pin ceramic DIP (300 mil) pin ceramic DIP (600 mil) 24 23 22 21 20 19 18 17 16 15 14 13 R 0.8 R 0.65 33 02 MAX 7.62 457 MAX [5.24] 14.2 MAX. 0.85 MIN. 7.6 MAX -0.50 0.25 - 0.50 10.09 (D.25) (O 0.25-0.0 20DH-100-30 24DH-100-600


#### **Block Diagrams**







#### Pin Connections







	No. µPD9514D	Symbol	Input/ Output	Function
1	1	Vss		Negativ supply: input voltage is - 5V $\pm$ 0.25V.
2	2	PWRO+	Output	Non-inverting output of receive power amplifier. Can directly drive $600\Omega$ load (in a differential configuration).
3	3	PWRO-	Output	Inverting output of receive power amplifier. Functionally identical and complementary to PWRO+.
4	4	GSR	Input	Input to the gain setting network of the output power amplifier.
5	5	PDN	Input	Power-down select (active low).
6	6	CLKSEL	Trivalue input	Input which must be pinstrapped to reflect the master clock frequency at CLK <sub>X</sub> , CLK <sub>R</sub> , $f_{CLK} = 2.048  \text{MHz} \dots$ to Vss $f_{CLK} = 1.544  \text{MHz} \dots$ to DGND $f_{CLK} = 1.536  \text{MHz} \dots$ to V <sub>DD</sub>
<u> </u>	7	LOOP	Input	Analog loopback control input (active high). When this pin is active, PWRO+ is internally connected to AIN+ pin, GS <sub>R</sub> is internally connected to PWRO-, and AIN- is internally connected ot GS <sub>X</sub> . A 0 dBm0 digital signal input at D <sub>R</sub> is returned as a +3dBm0 digital signal output at D <sub>X</sub> .
-	8	SIGR	Output	Signaling bit output, receive channel. $SIG_R$ outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame to which two data clock widths of FS <sub>R</sub> are added.
7	9	DCLK <sub>R</sub>	Input	Selects fixed or variable data rate mode.  ● When DCLK <sub>R</sub> is connected to V <sub>SS</sub> , fixed data rate mode is selected.  ● When DCLK <sub>R</sub> is not connected to V <sub>SS</sub> , variable mode is in effect. In this mode, DCLK <sub>R</sub> becomes the receive data clock which operates at 64Kbps to 2.048 Mbps.
8	10	$D_{R}$	Input	Receive PCM input. 8-bit PCM data are clocked in on this lead for eight consecutive falling edges of the receive data clock: $CLK_R$ for fixed data rate mode, and $DCLK_R$ for variable data rate mode.
9	11	FS <sub>R</sub>	Input	8kHz frame synchronization clock input, receive channel.  In fixed data rate mode, distinguishes between signaling and nonsignaling frames by means of a double- or single-wide pulse respectively (μPD9514D).  In variable data rate mode, this signal must remain high for the entire length of the timeslot.  Receive channel enters the standby state whenever this pin is held low for 300ms.
10	12	DGND		Digital ground. Not internally tied to analog ground.
	13	CLK <sub>R</sub>	Input	Receive master clock pin. Receive master and data clock for the fixed data rate mode (in variable data rate mode, receive master clock only).
11	14	CLK/CLK <sub>X</sub>	Input	Transmit master clock pin. Transmit master and data clock for the fixed data rate mode (in variable data rate mode, transmit master clock only)
12	15	FSχ	Input	8kHz frame synchronization clock input, transmit channel.     ■ In fixed data rate mode, distinguishes between signaling and nonsignaling frames by single- and double-wide pulses, respectively (µPD9514D).     ■ In variable data mode, this signal must remain high for the entire length of the timeslot.  Transmit channel enters the standby state whenever this pin is held low for 300 ms.



Pin µPD9513D		Symbol	Input/ Output	Function
13	16	D <sub>X</sub>	Input	Transmit PCM output. 8-bit PCM data are clocked out on this lead for eight consecutive rising edges of the transmit data clock: $CLK_X$ in fixed data rate mode, and $DCLK_X$ in variable data rate mode.
14	17	TS <sub>X</sub> / DCLK <sub>X</sub>	Output/ Input	Transmit channel timeslot strobe output or data clock input for the transmit channel.  In fixed data rate mode, this pin is an open drain output, and the transmit channel strobe signal is output.  In variable data rate mode, this pin becomes the transmit data clock input pin which operates at 64bps to 2.048Mbps.
15	18	SIG <sub>x</sub> / ASEL	Input	Dual-purpose pin which selects transmit signaling input or A-law  ● When connected to V <sub>Ss</sub> , A-law operation is selected.  ● When not connected to V <sub>Ss</sub> , µ-law operation is selected, and this pin becomes the transmit signaling input pin. This input is transmitted at the eighth bit of the signaling frame.
	19	NC		No connect
16	20	AGND		Analog ground pin. Not internally connected to digital ground.
17	21	AIN+	Input	Transmit non-inverting analog input pin.
18	22	AIN-	Input	Transmit inverting analog input pin.
19	23	GS <sub>X</sub>		Transmit operational amplifier output pin. Internally connected to the filter of the next stage.
20	24	$V_{DD}$		Positive power supply: + 5 ± 0.25V.



Absolute Maximum Ratings	(Ta = 25°C)				Customer Spec.
Item	Symbol	Parameter/Conditions	Rating	Unit	Rating
O. and Weller	V <sub>DD</sub>		-0.3 to +7.0	V	
Supply Voltage	V <sub>SS</sub>		-7.0 to +0.3	V	
Analog Input Voltage	VAIN	AIN+, AIN-, GS <sub>R</sub> , GS <sub>X</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V	
Distinct Innovative to	V <sub>DIN1</sub>	For pins other than CLKSEL, DCLKR, SIG <sub>X</sub> /ASEL	-0.3 to V <sub>DD</sub> +0.3	V	
Digital Input Voltage	V <sub>DIN2</sub>	CLKSEL, DCLK <sub>R</sub> , SIG <sub>X</sub> /ASEL pins	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	· · ·	
Voltage Applied to Digital Output Pin	V <sub>DOUT</sub>	For all digital output pins	-0.3 to V <sub>DD</sub> +0.3	٧	
Power Dissipation	Pī		500	mW	
Operating Temperature	Topt		0 to +70	℃	
Storage Temperature	T <sub>stg</sub>		-65 to +150	℃	
Soldering Temperature	T <sub>sold</sub>	Less than 10 seconds	+260	℃	

Note: All voltages are based on the condition that V<sub>DG</sub> = V<sub>AG</sub> = 0, unless otherwise specified.

It should be connected to Analog ground with shorting at the just under position of IC between AGND and DGND pins.

#### **Recommended Operating Conditions**

 $V_{DD}=+5\pm0.25$  V,  $V_{SS}=-5\pm0.25$  V,  $V_{DG}=V_{AG}=0$  ,  $0\le T_a\le 70^{\circ}$  C, unless otherwise specified

1) D.C. Conditions	Symbol   Parameter/Conditions   Min.   TYP.   Max.   Unit   Mir.						Cust	omer :	spec.	
Item	Symbol	Parameter	/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max
Supply	$V_{DD}$			+4.75		+5.25	.,			
Voltage	V <sub>SS</sub>			-5.25		-4.75	. •			
Load Resistance	RLAX	Transmit		10			kΩ			
Load Capacitance	CL <sub>AX</sub>	amplifier				50	pF			
Load	DI .	Receive	Unbalanced output	300			Ω			
Resistance	RLAR	amplifier	Balanced output	600			12		Customer s Min. Typ	
Load Capacitance	CLAR		PWRO+, PWRO- pins			100	рF			
Input Low Voltage	V <sub>IL</sub>	Digital inpu		0		0.8	v			
Input High Voltage	V <sub>IH</sub>	(See Note)	CLKSEL Pin	2.0		$V_{DD}$	\ \			
Input Low Voltage	V <sub>ILO</sub>		f <sub>CLK</sub> 2.048MHz	V <sub>SS</sub>		V <sub>SS</sub> +0.5				
Input Intermediate Voltage	VIIO	CLKSEL pin	f <sub>CLK</sub> = 1.544MHz	V <sub>DG</sub> -0.5		V <sub>DG</sub> +0.5	v			
Input High Voltage	V <sub>IHO</sub>		f <sub>CLK</sub> = 1.536MHz	V <sub>DD</sub> -0.5		V <sub>DD</sub>		Min.		

Note: When DCLK<sub>R</sub>pin is connected to V<sub>SS</sub> pin, the fixed data rate mode is selected.



(2) Clock							Cust	omer s	Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max.
		When CLKSEL is connected to V <sub>DD</sub>		1.536					
Master Clock Frequency	f <sub>CLK</sub> (1/tcy)	When CLKSEL is connected to DGND		1.544		MHz			
		When CLKSEL is connected to V <sub>SS</sub>		2.048					
Master Clock Duty Cycle	tcpc		45	50	55	%			
Data Clock Frequency	fDCLK (1/tDCY)		64		2048	kHz			
Master Clock Pulse Width	tolk		220			ns			
Frame sync Frequency	fFS		7.9996	8.0000	8.004	kHz			
D <sub>R</sub> Setup Time	tosa		10						
D <sub>R</sub> Hold Time	tohr		60			ns		5	
Frame Sync Delay Time	tFSD		100		t <sub>CY</sub> - 100	ns			
Clock Rise Time	tr				30				
Clock Fall Time	tr				30	ns			

3) Timing In Fixed D	ata Rate Mode						Cust	Customer Spec	
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Typ	Max.
SIG x Setup Time	tss		0						
SIG x Hold Time	tsн	μ <b>PD9514D</b>	0	1.2		ns			

1) Timing In Variable	Data hate Mou		· ·				Customer Spec		
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max
Timeslot Delay Time	t <sub>TSD</sub>	Referenced to DCLK <sub>X</sub> , DCLK <sub>R</sub>	140		t <sub>DCY</sub> -140	ns			
Frame Sync Delay Time	tesd		100		t <sub>CY</sub> -100	ns			
Data Clock Pulse Width	tocw		220			ns			
Time slot Hold Time	tтsн		0			ns			

Note: $t_{DCY} = 1/f_{DCLK}$ , $t_{CY} = 1/f_{CLK}$	Note:	tocy =	1/fpclk.	tcy =	1/fclk
---	-------	--------	----------	-------	--------

64 KB Operation, Variable	4 KB Operation, Variable Data Rate Mode								
Item	Symbol	Parameter/Conditions	Min.	Тур	Max.	Unit	Min.	Тур	Max
Transmit Frame Sync. Minimum Downtime	t <sub>FSLX</sub>	FS <sub>X</sub> is TTL high for remainder of frame	488	-		ns			
Receive Frame Sync Minimum Downtime	tesla	FS <sub>R</sub> is TTL high for remainder of frame	1952			ns			
Data Clock Pulse Width	tocw	The state of the s			10	μS			



#### **D.C. Electrical Characteristics**

 $0 \le T_a \le 70^{\circ}\text{C}$ , V<sub>DD</sub> = +5 ± 0.25V, V<sub>SS</sub> = -5 ± 0.25V, V<sub>DG</sub> = V<sub>AG</sub> = 0, fDCLX<sub>R</sub> = fDCLK<sub>X</sub> = 2.048MHz All outputs unloaded unless otherwise specified Typical values are for  $T_a = 25^{\circ}\text{C}$ , V<sub>DD</sub> = +5V, and V<sub>SS</sub> = -5V

#### (1) Power Dissipation

							Custom	er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Тур	Max.
Operating	loo			8.0	13.0		-	
Current	IIss	In normal operation		8.0	13.0			
Power-Down	IDDPD	PDN pin is set to		0.8	1.3			
Current	ISSPD	low after 10µs		0.8	1.0	mA		
Standby	IDDST	FS <sub>x</sub> and FS <sub>R</sub> are set		0.8	1.3			
Current	Issst	to low after 300 ms		0.8	1.0			
Operating Power Dissipation	P <sub>D</sub>	In normal operation		80	136.5			
Power-Down Dissipation	P <sub>DPD</sub>	PDN pin is set to low after 10µs		8	12.1	mW		
Standby Power Dissipation	P <sub>DST</sub>	FS <sub>X</sub> and FS <sub>R</sub> are set to low after 300 ms		8	12.1		-	

#### (2) Digital Interface

Voltage Gain

Αv

							Cust	omer S	Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max.
Digital	I <sub>ID</sub> 1	$O \le V_{DIN} \le V_{DD}$			10				
Input Current	l <sub>ID</sub> 2	CLKSEL and DCLK <sub>R</sub> SIG <sub>X</sub> /ASEL pins $V_{SS} \le V_{DIN} \le V_{DD}$	and the state of t		10	μА			
Output Low Voltage	V <sub>OL</sub>	$D_X$ , $TS_X$ , and $SIG_R$ pins $I_{OL} \le 3.2 mA$			0.4	٧			
Output High Voltage	V <sub>OH</sub>	$D_X$ pin ( $I_{OH} \le 9.6$ mA) SIG <sub>R</sub> pin ( $I_{OH} \le 1.2$ mA)	2.4			V			
Digital Output Capacitance	C <sub>OD</sub>			5		<b>5</b> E			
Digital Input Capacitance	CID		-		10	pF			

#### (3) Transmit Amplifier Customer Spec. Item Symbol Parameter/Conditions Min. TYP. Max. Unit Min. Max. Input $-2.17 \le V_{AIN} \le 2.17 \text{ V},$ 100 Leakage nΑ lB AIN+, AIN-Current Input 10000 kΩ RIN Resistance Input Offset Vio -25 25 m۷ Voltage Common Mode 55 CMRR -2.17 ≤ VAIN ≤ 2.17V dB Rejection

5 000



(4) Receive Power Amplifier

						*	Cust	omer S	Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max.
Output Offset Voltage	Vos	Unbalanced output connection, PWRO+ and PWRO- pins	-150	-75	150	mV			
Output Reisistance	RORR	PWRO+, PWRO-		1		Ω			

#### A.C. Electrical Characteristics

 $0 \le T_a \le 70^{\circ}\text{C}, \, V_{DD} = 5 \pm 0.25 \text{V}, \, V_{SS} = -5 \pm 0.25 \text{V}$   $V_{DG} = V_{AG} = 0,$ 

	Parameters 4 8 1			

i) ilming Para	meters in F	ixed Data Rate Mode					Custom	er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
Data Enable Delay	t <sub>DZX</sub>	CL < 100pF	0		145	ns		
Data Delay	t <sub>DDX</sub>	CL < 100pF	0		145	ns		
Data Hold Time	t <sub>HZX</sub>	CL = 0	60		220	ns		
TS <sub>X</sub> Enable Delay	tson	CL < 100pF	0		145	ns		
TS <sub>X</sub> Disable Delay	tsoff	CL = 0	50		210	ns		
SIG <sub>R</sub> Update Time	tsigr		0		2	μS		

(2) Timing	Parameters 4 8 1	in Variable	Data Rate Mode
------------	------------------	-------------	----------------

					<u> </u>		Custome	er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
D <sub>X</sub> Active Delay	t <sub>DON</sub>	CL < 100pF	0		65	ns		
D <sub>X</sub> Inactive Delay	t <sub>DOFF</sub>	CL < 100 pF	0		90	ns		
Data Delay	torsx		0		140	ns		
Data Delay	t <sub>DDX</sub>	CL < 100pF	0		100	ns		



#### **Transmission Characteristics**

Ta = 25°C, V<sub>DD</sub> = 5±0.25V, V<sub>SS</sub> = 5±0.25V,  $\overline{V}_{AG} = \overline{V}_{DG} = 0$ , analog input signal level Vin = 0 dBm0 (f = 1020Hz), analog input operational amplifier gain = 1 (non-inverting), digital input signal level 0 dBm0 (f = 1020Hz), receive output power amplifier gain = 1, unbalanced output (PWRO+), unless otherwise specified.

1) Gain Charac	teristics						Customer Sp		
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Мах.	
Encoder Milliwatt Response (Transmit gain tolerance)	EmW	V <sub>DD</sub> = 5 V V <sub>SS</sub> = -5 V	-0.15		+0.15	dBm0			
EmW Variation with Temp. and Power Supply	EmW <sub>TS</sub>	0 ≤ Ta ≤ 70°C V <sub>DD</sub> = 5±0.25V V <sub>SS</sub> = -5±0.25V	-0.12		+0.12	dB			
Digital Milliwatt Response (Receive Gain Tolerance)	DmW	Measure relative to OTLP <sub>R</sub> . Signal input per CCITT recommendation G.711. Output signal of 1000Hz. V <sub>DD</sub> = 5 V, V <sub>SS</sub> = -5V	-0.15		+0.15	dBm0			
DmW Varia- tion with Temp. and Power Supply	DmW <sub>TS</sub>	$0 \le \text{Ta} \le 70^{\circ}\text{C}$ $V_{DD} = 5\pm 0.25\text{V}$ $V_{SS} = -5\pm 0.25\text{V}$	-0.08		+0.08	dB			

Zero Transmiss	Customer Spec.				
Item	Symbol	Parameter/Conditions	Value	Unit	
Zero Transmission Level Point	OTLP1x	Referenced to 600Ω	+2.76	dBm	
Transmit Channel (µ-law)	OILFIX	Referenced to 900Ω	+1.00	dbiii	
Zero Transmission Level Point	OTLP2x	Referenced to 600Ω	+2.79	dBm	
Transmit Channel (A-law)	OTLFZX	Referenced to 900Ω	+1.03	dbiii	
Zero Transmission Level Point	OTLP1 <sub>R</sub>	Referenced to 600Ω	+5.76	dBm	
Receive Channel (µ-law)	OTEFIR	Referenced to 900Ω	+4.00	dBiii	
Zero Transmission Level Point		Referenced to 600Ω	+5.79	dBm	
Receive Channel (A-law)		Referenced to 900Ω	+4.03	dolli	





(2) Gain Tracking (Variation of gain with input level) (Reference level = 10dBm0, unless otherwise specified)

Customer Spec. Item Symbol Parameter/Conditions Min. TYP. Max. Unit qyT Max. + 3 to -40dBm0 Transmit -0.25+0.25 u-law Gain CCITT GT1<sub>X</sub> -40 to -50dBm0 -0.5 +0.5 dB Tracking G. 712 Method 2 -50 to -55dBm0 Error 1 -1.2 +1.2 + 3 to -40dBm0 **Transmit** -0.25 A-law +0.25 Gain CCITT -40 to -50dBm0 GT2<sub>X</sub> -0.5 +0.5 dΒ Tracking G. 712 Method 2 -50 to -55dBm0 Error 2 -1.2 +1.2 A-law Transmit -10 to -55dBm0 -0.1 white Gain noise GT3<sub>X</sub> dB Tracking input Error 3 CCITT -55 to -60dBm0 -0.3 G. 712 μ-law + 3 to -40dBm0 -0.25+0.25 CCITT Receive Gain G. 712 GT1<sub>R</sub> -40 to -50dBm0 -0.5 +0.5 dB Tracking Method 2 Error 1  $R_1 = 300\Omega$ -50 to -55dBm0 -1.2 +1.2PWRO+ A-law + 3 to -40dBm0 -0.25 +0.25Receive CCITT Gain G. 712 GT2<sub>R</sub> -40 to -50dBm0 -0.5 +0.5 dB Tracking Method 2 Error 2  $R_L=300\Omega$ -50 to -55dBm0 -1.2+1.2 PWRO+ A-law -10 to -55dBm0 Receive white +0.1 Gain noise GT3<sub>R</sub> dB Tracking input Error 3 CCITT -55 to -60dBm0 +0.3 G. 712



#### (3) Frequency Response

Analog input operational amplifier gan = 1 (Non-inverting), Receive output power amplifier gain = 1 Unbalanced Output (PWRO+), unless otherwise specified.

								Custom	er Spec.
Item	Symbol	Parameter/	Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
	G <sub>RX</sub> 1		16.67Hz			-30			
	G <sub>RX</sub> 2		50Hz			-25			
	G <sub>RX</sub> 3		60Hz		-	-23			
Transmit	G <sub>RX</sub> 4	Gain	200Hz	-1.8		-0.125			
Channel Frequency	G <sub>RX</sub> 5	relative to gain	0.3 to 3.0kHz	-0.125		+0.125	dB		
Response	G <sub>RX</sub> 6	at 1.02kHz, 0 dBm0	3.3kHz	-0.35		+0.03			
	G <sub>RX</sub> 7		3.4kHz	-0.7		-0.1			
	G <sub>RX</sub> 8		4.0kHz			-14			
	G <sub>RX</sub> 9		4.6kHz and above			-32			
	G <sub>RR</sub> 1		Below 200Hz			+0.125			
	G <sub>RR</sub> 2		200Hz	-0.5		+0.125			
Receive Channel Frequency Response	G <sub>RR</sub> 3	Gain relative to gain at 1.02kHz, 0 dBm0	0.3 to 3.0kHz	-0.125		+0.125	dB		
	G <sub>RR</sub> 4		3.3kHz	-0.35		+0.03			
	G <sub>RR</sub> 5		3.4kHz	-0.7		-0.1			
	G <sub>RR</sub> 6		4.0kHZ			-14			
	G <sub>RR</sub> 7	<u> </u>	4.6kHz and above			-30			





4) Noise							Customer Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Max.
	N <sub>XC</sub> 1	AIN+ is grounded to AGND. Input amplifier gain = 1, C-Message filter is used.			15	dBrnc0	
Transmit Noise	N <sub>XC</sub> 2	AIN+ is grounded to AGN. Input amplifier gain = 1, C-Message filter is used. Signaling data is added to the sixth frame.			18	dBrnc0	
	N <sub>XP</sub>	AIN+ is grounded to AGND. Input amplifier gain = 1, Psophometric filter is used.			-75	dBm0p	
-	N <sub>RC</sub> 1	C-Message filter is used. D <sub>R</sub> = 11111111, measure at PWRO+			11	dBrnc0	
Receive Noise	N <sub>RC</sub> 2	C-Message filter is used. Input to D <sub>R</sub> is zero code with sign bit toggled at 1kHz rate			12	dBrnc0	
	N <sub>RP</sub>	Psophometric filter is used. D <sub>R</sub> = lowest positive decode level			-79	dBm0p	
Single Frequency Noise	N <sub>SF</sub>	End-to-End measurement CCITT G. 712 4.2			-50	dBm0	
Crosstalk, Transmit to Receive	CT <sub>TR</sub>	D <sub>R</sub> = lowest positive decode level AlN+ = 0 dBm0, 1.02kHz analog signal measure at PWRO+			-71	dB	
Crosstalk Receive to Transmit	CT <sub>RT</sub>	AIN+ is grounded to AGND, DR = 0 dBm0, 1.02kHz digital signal			-71	dB	
Power Supply	PSRR <sub>T</sub> 1	+200mV P-P signal on V <sub>DD</sub> , 0 to 50 kHz		40		dB	
	PSRR <sub>T</sub> 2	+200mV P-P signal on V <sub>SS</sub> , 0 to 50kHz		40		dB	
Rejection	PSRR <sub>R</sub> 1	+200mV P-P signal on V <sub>DD</sub> , 0 to 50kHz, PWRO+		30		dB	
	PSRR <sub>R</sub> 2	+200mV P-P signal on V <sub>SS</sub> , 0 to 50kHz, PWRO+		30	-	dB	





5) Distortion			<u> </u>	<u> </u>		<u> </u>		Cust	omer S	Зрес.
Item	Symbol	Parame	ter/Conditions	Min.	TYP.	Мах.	Unit	Min.	Тур	Max
		μ-law	0 to -30 dBm0	36			dB			
	SD1 <sub>X</sub>	CCITT G. 712	-40 dBm0	30						
		Method 2	-45 dBm0	25						
		A-law	0 to -30 dBm0	36						
Transmit Signal to	SD2 <sub>X</sub>	CCITT G. 712	-40 dBm0	30			dB			
Distortion	and the second s	Method 2	-45 dBm0	25						
			-6 to -27 dBm0		38					
	000	A-law CCITT	-34 dBm0		36					
	SD3 <sub>X</sub>	G. 712 Method 1	-40 dBm0		31		dB			
		Method	-55 dBm0		16		1			
	μ-law 0 to -30 dBm0 36									
	SD1 <sub>R</sub>	CCITT G. 712	-40 dBm0	30			dB			
		Method 2	-45 dBm0	25			dB			
		A-law	0 to -30 dBm0	36						
Receive Signal to			-40 dBm0	30						
DISTORTION		-45 dBm0	25							
		A 1	-6 to -27 dBm0		38					
	SD3 <sub>R</sub>	A-law CCITT	-34 dBm0		36		dB			
	SDSR	G. 712 Method 1	-40 dBm0		31	-	ub			
		Welliod	-55 dBm0		16					
Transmit Single- Frequency Distortion Products	DP <sub>X</sub>		sory No. 64 (3.8) nput signal			-46	4D0			
Receive Single- Frequency Distortion Products	DPR		sory No. 64 (3.8) nput signal			-46	dBm0			







5) Distortion c	ont'd.							Custom	er Spec.
Item	Symbol	Parame	eter/Conditions	Min.	Typ.	Max.	Unit	Тур	Max.
Inter- modulation			End-to-End measurement CCITT G. 712 (7.1)			-35	dB		
Distortion	IMD <sub>2</sub>		nd measurement 712 (7.2)			-49	dBmO		1.87 ju
Spurious Out-of-band Signals	sos		nd measurement 712 (6.1)			-25	40.0		
Spurious In-band Signals	SIS	End-to-E CCITT G.	nd measurement 712 (9)			-40	dBmO		
Transmit Absolute Delay	D <sub>AX</sub>	Fixed Da f <sub>CLKX</sub> = 2	ta Rate 2.048MHz		245		μs		
Transmit Differen-	Day I	D <sub>DX</sub> Realtive to D <sub>AX</sub>	500 to 600 Hz		170		μѕ		
			600 to 1000 Hz		95				
tial Envelope			1000 to 2600 Hz		45				
Delay			2600 to 2800 Hz		105				
Receive Absolute Delay	D <sub>AR</sub>	Fixed Da f <sub>CLKR</sub> = 2	ta Rate 2.048MHz		190		μs		
Receive	`	Relative to D <sub>AR</sub>	500 to 600 Hz		45		μs		
Differen-			600 to 1000 Hz		35				
tial Envelope	DDR		1000 to 2600 Hz		85				
Delay			2600 to 2800 Hz		110				




Waveforms Fixed Data Rate Timing








#### Variable Data Rate Timing



#### A.C. Testing Input, Output Waveform





#### **General Operation**

#### 1. Functions Immediately After Power-Up

The  $\mu$ PD9513D and 9514D have internal resets on power-up to protect other devices on the PCM highway during the power-up sequence. Therefore, certain delays for the start of functioning are provided on each digital output pin. Digital outputs D<sub>X</sub> and  $\overline{TS_X}$  are held in a high impedance state for four frames (500 $\mu$ s) after power is applied, and SIG<sub>R</sub> is held low for four frames. The SIG<sub>R</sub> pin will remain low unless a new setting by a signaling frame is made.

Analog circuits such as filters, sample holds, and D/A converters require 60ms to begin functioning due to the autozero circuit.

#### 2. Power-Down and Standby Modes

\* Power-Down Mode

Power-down mode can be achieved by setting the  $\overline{PDN}$  pin to low after which digital outputs  $D_X$  and  $\overline{TS_X}$  will go to high within  $10\mu s$  and the  $SIG_R$  pin will be set to low. In this mode, only the internal power-down controller, data clock, and frame sync buffers are enabled. Other circuits are disabled.

Returning to power-up mode can be done by setting the PDN pin to high. The function begins after the same delay as in the power-up sequence.

\* Standby Mode

The standby mode can be achieved by setting FS<sub>X</sub> and/or FS<sub>B</sub> to low level.

The standby mode leaves the user an option of powering down either channel separately or powering down the entire device by selectively removing FS<sub>x</sub> and/or FS<sub>x</sub>.

Device	Power-Down Method	Typical Power Consumption	Digital Output Status
Power-Down Mode	PDN=TTL low	8 mW	$\overline{\text{TS}_X}$ and $\text{D}_X$ are placed in a high impedance state and $\text{SIG}_R$ is placed in a low level within 10 $\mu$ s after a low level signal is applied to PDN.
Standby Mode	FS <sub>X</sub> and FS <sub>R</sub> are TTL lowel	8 mW	$\overline{\text{TS}_X}$ and $\text{D}_X$ are placed in a high impedance state and $\text{SIG}_R$ is placed in a low level within 300 ms after FSX and FS $_R$ are set to low.
Only transmit is on standby	FS <sub>X</sub> is TTL low	40 mW	$\overline{TS_X}$ and $D_X$ are placed in a high impedance state within 300ms after FS <sub>X</sub> is set to low.
Only receive is on standby	FS <sub>R</sub> is TTL low	40 mW	SIG <sub>R</sub> is placed in a low impedance state within 300ms after FX <sub>R</sub> is set low.

#### 3. Fixed Data Rate Mode

Fixed data rate mode is selected by connecting the DCLK $_{\rm R}$  pin to the V $_{\rm SS}$  pin. In this mode, master clocks required to drive circuits, such as internal transmit/receive switched capacitor filters and D/A converters, are produced internally based on the data clocks supplied to CLK $_{\rm X}$  and CLK $_{\rm R}$ .

Available data clock frequencies are 2.048, 1.544, or 1.536 MHz, and are selected by the CLKSEL pin. A singlewide frame-synchronization pulse designates a non-signaling frame, while a double-wide sync pulse enables the signaling function. In transmit section, if FS<sub>x</sub> is high at the falling edge of the data clock applied to the CLK<sub>x</sub> pin, the next rising edge of the data clock sets the D<sub>x</sub> pin (tri-state output) to active, and a sign bit data (BIT 1) is output. In the same manner, each data for seven consecutive bits is clocked out at each of seven consecutive rising edges. Then the eighth falling edge of the data clock sets the D<sub>x</sub> pin to a floating state.

The  $\overline{TS_X}$  remains at low level during the time the  $D_X$  pin is active.

Similarly, on the receive side, if  $FS_R$  is high at the falling edge of the data clock applied to the  $CLK_R$  pin, data are latched by consecutive falling edges of the data clock and consecutively clocked in.

#### 4. Variable Data Rate Mode

Variable data rate mode is selected by inputting the receive data clock of TTL level (0 to V<sub>DD</sub>) to the DCLK<sub>R</sub> pin rather than connecting the DCLK<sub>R</sub> pin to the V<sub>SS</sub> pin.

This functional mode requires master clocks to drive such circuits as internal transmit/receive switched capacitor filters and D/A converters, data clock for data transfer, and frame synchronization clocks. Master clocks are applied to the CLK<sub>R</sub> and CLK<sub>X</sub> pins at frequencies of 2.048, 1.544, or 1.536 MHz, which can be selected by the CLKSEL pin.

The data clocks are applied to the DCLK<sub>R</sub> and DCLK<sub>X</sub>, at frequencies that can be varied from 64 kHz to 2.048 MHz. In this mode, the frame sync signal to FS<sub>X</sub> and FS<sub>R</sub> must be held high for one timeslot interval.



#### 5. Signaling


The μPD9514D has a function that places/obtains signaling information to/from the PCM data stream. This function is available only in the fixed data rate mode. Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-wide frame sync pulse. On the transmit side, when signaling is specified, the signal present on SIG<sub>X</sub> is substituted for the eighth bit (LSB) data of the PCM data to be transmitted, then output.

#### 6 Rit steal

When signaling is specified on the receive side, the voice signal needs to be composed of bits because the LSB of the 8-bit PCM data is used for signaling. Even in this case, for the purpose of minimizing deterioration in SD and GT caracteristics, the composing side of the D/A converter is modified to compensate for the lost LSB data, assuming that half the overall data are lost.


#### 7. Analog Loopback Test

The μD9514D also has an internal analog loopback test function as a feature. When LOOP is set to high, PWRO+ is internally connected to AlN+, GS<sub>R</sub>is internally connected to PWRO-, and AlN- is internally connected to GS<sub>X</sub>. A 0dBm0 code sent into D<sub>R</sub>will emerge from D<sub>X</sub> as a + edBm0 digital signal. Thus, the maximum signal input level which can be tested using analog loopback is 0dBm0.




#### 8. Gain Setting of Transmit Analog Input Operational Amplifier

On the transmit side, an analog input operational applifier is provided with inverting input, non-inverting input and output pins (AIN $^+$ , AIN $^-$ , and GS $_{\rm X}$  respectively), enabling various applications. For normal use as a non-inverting amplifier, gain settings of 0 to 20dB, load resistance (including gain setting resistance) of greater than 10 K $\Omega$ , and a load capacitance of less than 50pF should be used.





Gain Setting of Receive Analog Output Power Amplifier
 The receive analog output power amplifier is capable of balanced or unbalanced output. In balanced output, a 600Ω load can be directly driven. In unbalanced output, a 300Ω load can be directly driven. Two resistors are used to set the gain within the range of 0 to – 12dB.



Output voltage  $V_O = (V_{O+}) - (V_{O-})$ ; total differential response

Gain A<sub>v</sub>=

$$A_{v} = \frac{1 + (R_{1}/R_{2})}{4 + (R_{1}/R_{2})}$$

where,

0.25 < Av < 1,

 $10\,\text{K}\Omega < R_1 + R_2 < 100\,\text{K}\Omega$ 

To set  $A_V = 1$ , connect the GS<sub>R</sub> pin to the PWRO- pin.

To set  $A_V\!=\!0.25$ , connect the GS<sub>R</sub> pin to the PWRO+ pin.

# **μPD9516D/9517D PCM COMBO**



### MOS Digital Intergrated Circuit µPD9516D/9517D

The  $\mu$ PD9516D and  $\mu$ PD9517D are single-chip PCM CODEC (COMBO) LSIs with transmit/receive filters. The  $\mu$ PD9516D is  $\mu$ -law compatible, and the  $\mu$ PD9517D is A-law compatible. The data transmission mode, either fixed data rate or variable data rate, can be selected by pin connection.

In the variable data rate mode, data transfer can vary from 64kbps to 2.048Mbps. Therefore, this mode is especially suitable in digital telephone systems requiring low data transfer rates. The fixed data rate mode is suitable in standard 32-channel switching systems utilizing a 2.048MHz master clock.

These CODEC LSIs have wide dynamic ranges. Therefore, they can be used in various applications such as digital processing of voice signals, in addition to applications in communication systems.

Fea	res
• T	see are complete single-chip PCM CODECs (COMBO), with the following circuits internally provided:  Transmit channel input operational amplifier  Transmit channel RC active LPF and switched capacitor HPF/LPF  u-law/A-law compatible coder and decoder  Autozero circuit  Receive channel switched-capacitor LPF  Receive channel balanced output power amplifier  High accuracy reference voltage circuit  Serial I/O interface circuit  aw compatible (µPD9516D)
	aw compatible (μPD9517D)
	o types of data transmission modes: Fixed data rate (2.048 Mbps) Variable data rate (64kbps to 2.048 Mbps)
o	anced/unbalanced output power amplifier capable of directly driving a 600Ω load is internally supported as a receive put amplifier 30mW TYP, (normal operation) 8mW TYP. (power-down mode)
	gle-chip CMOS monolithic LSI
	pin ceramic DIP
• 9	16AD/9517AD same specification as 9516D/9517D but latch up free
Not	Parameters exceeding the values specified in the following tables, should be filled-in by each customer in the specially reserved columns (Customer specification) and returned to NEC. Additional information needed:

Potential Quantity :


Customer Name :\_

Project Timing : \_\_\_\_\_



#### **Block Diagram**


#### μPD9516D/μPD9517D



#### **Pin Connections**

#### 16 $V_{\mathrm{DD}}$ PWRO+ $\log_{x}$ PWRO-A<sub>IN</sub>-PDN AGND DCLK<sub>R</sub> TSx/DCLKx 12 $D_x$ $\mathrm{D}_{\mathsf{R}}$ 11 FSR $FS_X$ 10 DGND CLK

#### Package Dimensions (Unit: mm)





#### Pin Descriptions

Pin No. μPD9516D/9517D	Symbol	Input/ Output	Function
1	vss		Negativ supply: input voltage is $-5V \pm 0.25V$ .
2	PWRO+	Output	Non-inverting output of receive power amplifier. Can directly drive $600\Omega$ load (in a differential configuration).
3	PWRO-	Output	Inverting output of receive power amplifier. Functionally identical and complementary to PWRO+.
4	PDN	Input	Power-down select (active low).
5	DCLKR	Input	Selects fixed or variable data rate mode.  When DCLKR is connected to VSS, fixed data rate mode is selected.  When DCLKR is not connected to VSS, variable mode is in effect. In this mode, DCLKR becomes the receive data clock which operates at 64Kbps to 2.048Mbps.
6	DR	Input	Receive PCM input. 8-bit PCM data are clocked in on this lead for eight consecutive falling edges of the receive data clock: CLKR for fixed data rate mode, and DCLKR for variable data rate mode.
7	FSR	Input	8kHz frame synchronization clock input, receive channel.  In fixed data rate mode, distinguishes between signaling and nonsignaling frames by means of a double- or single-wide pulse, respectively.  In variable data rate mode, this signal must remain high for the entire length of the timeslot.  Receive channel enters the standby state whenever this pin is held low for 300ms.
8	DGND		Digital ground. Not internally tied to analog ground.
9	CLK	Input	Transmit master clock pin. (2.048 MHz) Transmit master and data clock for the fixed data rate mode (in variable data rate mode, transmit master clock only).
10	FSx	Input	8kHz frame synchronization clock input, transmit channel.  In fixed data rate mode, distinguishes between signaling and nonsignaling frames by single- and double-wide pulses, respectively.  In variable data mode, this signal must remain high for the entire length of the timeslot.  Transmit channel enters the standby state whenever this pin is held low for 300ms.
11	Dχ	Output	Transmit PCM output. 8-bit PCM data are clocked out on this lead for eight consecutive rising edges of the transmit data clock: CLK in fixed data rate mode, and DCLKx in variable data rate mode.





Pin No. μPD9516D/9517D	Symbol	Input/ Output	Function
12	TSX/ DCLKX	Output/ Input	Transmit channel timeslot strobe output or data clock input for the transmit channel.  In fixed data rate mode, this pin is an open drain output, and the transmit channel strobe signal is output.  In variable data rate mode, this pin becomes the transmit data clock input pin which operates at 64kbps to 2.048Mbps.
13	AGND		Analog ground pin. Not internally connected to digital ground.
14	AIN-	Input	Transmit inverting analog input pin.
15	GSχ		Transmit operational amplifier output pin. Internally connected to the filter of the next stage.
16	VDD		Positive power supply: +5 ± 0.25V.



#### Absolute Maximum Ratings (Ta = 25°C)

Customer Spec.

					Spec.
Item	Symbol	Parameter/ Conditions	Rating	Unit	Rating
Supply Voltage	VDD		-0.3 to +7.0	V	
	Vss		-7.0 to +0.3		
Analog Input Voltage	VAIN	AIN -, GSx	VSS -0.3 to VDD +0.3	V	
	VDIN1	For pins other than DCLKR	-0.3 to VDD +0.3		
Digital Input Voltage	VDIN2	DCLKR pins	VSS -0.3 to VDD +0.3	V	
Voltage Applied to Digital Output Pin	VDOUT	For all digital output pins	-0.3 to V <sub>DD</sub> +0.3	V	
Power Dissipation	PT		500	mW	
Operating Temperature	Topt		0 to +70	°C	
Storage Temperature	Tstg		-65 to +150	°C	
Soldering Temperature	T <sub>sold</sub>	Less than 10 seconds	+260	°C	

Note: All voltages are based on the condition that VDG = VAG = 0, unless otherwise specified. It should be connected to Analog ground with shorting at the just under position of IC between AGND and DGND pins.

#### **Recommended Operating Conditions**

VDD = +5  $\pm$  0.25V, VSS = -5  $\pm$  0.25V, VDG = VAG = 0, 0  $\leq$  T<sub>a</sub>  $\leq$  70°C, unless otherwise specified

#### (1) D.C. Conditions

Customer Spec.

								Oust	Office (	Spcc.
Item	Symbol	Parameter	/Conditions	Min.	TYP.	Max.	Unit -	Min.	Тур	Max.
Supply	VDD			+4.75	+5.0	+5.25	V			
Voltage	Vss			-5.25	5.0	-4.75				
Load Resistance	RLAX	Transmit		10			kΩ			
Load Capacitance	CLAX	amplifier				50	pF			1
Load	<b>DI</b>	Receive	Unbalanced output	300			Ω			
Resistance	RLAR	amplifier	Balanced output	600						
Load Capacitance	CLAR		PWRO+, PWRO- pins			100	pF			
Input Low Voltage	VIL	(0	<b>NI-A-</b> \	0		0.8	v			
Input High Voltage	VIН	(See	Note.)	2.0	VDD					

Note: When DCLKR pin is connected to VSS pin, the fixed data rate mode is selected.

#### μPD9516D/AD / 9517D/AD



(2) Clock

(2) Clock							Cust	omer S	Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max
Master Clock Frequency	fCLK (1/tcy)			2.048		MHz			
Master Clock Duty Cycle	tCDC		45	50	55	%			
Data Clock Frequency	fDCLK (1/tDCY)		64		2048	KHz			A COMMENTAL OF THE PERSON OF T
Master Clock Pulse Width	tCLK		220			ns			
Frame Sync Frequency	fFS		7.9996	8.0000	8.0004	kHz			
DR Setup Time	tDSR		10						
DR Hold Time	tDHR		60			ns			
Frame Sync Delay Time	tFSD		100		tCY-100	ns			
Clock Rise Time	tr				30	200			
Clock Fall Time	tf				30	ns			

#### Timing In Variable Data Rate Mode

Item Timeslot

Delay Frame Sync

Delay Data Clock

Pulse Width Time slot

Hold Time

Symbole

**tTSD** 

tFSD

tDCW

**tTSH** 

Customer Spec. Parameter/Conditions Min. TYP. Max. Unit Min. Max. Referenced to 140 tDCY-140 ns DCLKX DCLKR 100 tCY-100 ns 220 ns 0 ns

Note: tDCY = 1/fDCLK, tCY= 1/fCLK

64KR	Operation	Variable	Data	Rate	Mode

O-112 Operation, varia	oic Bata iii	ato mode				-	Custom	er Spec.
Item	Symbole	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
Transmit Frame Sync Minimum Downtime	tFSLX	FS <sub>X</sub> is TTL high for remainder of frame	488			ns		
Receive Frame Sync Minimum Downtime	tFSLR	FSR is TTL high for remainder of frame	1952			ns		
Data Clock Pulse Width	tDCW				10	μS		



#### D.C. Electrical Characteristics

 $0 \le T_a \le 70^{\circ}\text{C}$ ,  $V_{DD} = +5 \pm 0.25\text{V}$ ,  $V_{SS} = -5 \pm 0.25\text{V}$ , VDG = VAG = 0, fDCLKR = fDCLKX = 2.048 MHz All outputs unloaded unless otherwise specified Typical values are for  $T_A = 25^{\circ}C$ ,  $V_{DD} = +5V$ , and  $V_{SS} = -5V$ 

#### (1) Power Dissipation

1/1 Oner Dissipar							Custom	er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Тур	Max.
Operating	IDD	In normal operation		8.0	13.0			
Current	ISSI			8.0	13.0			
Power-Down	IDDPD	PND pin is set to		0.8	1.3			
Current	ISSPD	low after 10µs		0.8	1.0	mA	<u> </u>	
Standby	IDDST	FS <sub>X</sub> and FS <sub>R</sub> are set		0.8	1.3			
Current	IISSST	to low after 300ms		0.8	1.0			
Operating Power Dissipation	PD	In normal operation		80	136.5			
Power-Down Dissipation	PDPD	PDN pin is set to low after 10µs		8	12.1	mW		
Standby Power Dissipation	PDST	FSX and FSR are set to low after 300 ms		8	12.1			

#### (2) Digital Interface

(=) = ·g·····								Customer Spec		
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max.	
Digital	IID1	0 ≦ VDIN ≦ VDD			10				1	
Input Current	I <sub>ID</sub> 2	DCLKR PINS VSS ≦ VDIN ≦ VDD			10	μА			5	
Output Low Voltage	VOL	Dx, $TSx$ , PINS $IOL \le 3.2mA$			0.4			***************************************		
Output High Voltage	VOH	D <sub>X</sub> pin (I <sub>OH</sub> ≤ 9.6mA)	2.4			V .				
Digital Output Capacitance	COD			5	March 1. Sall fine for a street or a second			-		
Digital Input Capacitance	CID				10	pF				

3) Transmit Ampl	itier						Custom	er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
Input Leakage Current	lB	-2.17 ≦ VAIN ≦ 2.17V, AIN-,			100	nA		
Input Resistance	RIN		10000	AND THE PROPERTY OF THE PROPER	N V V CANADA TO A STATE OF	kΩ		
Input Offset Voltage	VIO		25	The second secon	25	mV	y com em des manamentacións (pro y mo	
Voltage Gain	AV		5000					



#### (4) Receive Power Amplifier

4) Receive Power Amplifier							Cust	Customer Spec.		
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max.	
Output Offset Voltage	Vos	Unbalanced output connection, PWRO+ and PWRO- pins	-150	-75	150	mV				
Output Resistance	RORR	PWRO+, PWRO-		1		Ω				

#### A.C. Electrical Characteristics

 $0 \leqq T_{a} \leqq 70^{\circ}\text{C}, \, \text{V}_{DD} = 5 \pm 0.25 \, \, \text{V}, \, \text{V}_{SS} = -5 \pm 0.25 \, \, \text{V}$   $\text{V}_{DG} = \text{V}_{AG} = 0,$ 

#### (1) Timing Parameters in Fixed Data Rate Mode

1) Timing Para	) Timing Parameters in Fixed Data Rate Mode								
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.	
Data Enable Delay	tDZX	CL < 100pF	0		145	ns			
Data Delay	tDDX	CL < 100pF	0		145	ns			
Data Hold Time	tHZX	CL = 0	60		220	ns			
TSx Enable Delay	tson	CL < 100pF	0		145	ns			
TSX Disable Delay	tSOFF	CL = 0	50		210	ns			

#### (2) Timing Parameters in Variable Data Rate Mode

2) Timing Parameters in Variable Data Rate Mode								er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
Dx Active Delay	tDON	CL < 100pF	0		65	ns		
Dx Inactive Delay	tDOFF	CL < 100pF	0		90	ns		
Data Delay	tDFSX		0		140	ns		
Data Delay	tDDX	CL < 100pF	0		100	ns		



#### **Transmission Characteristics**

 $\rm T_a=25^{\circ}C,\,V_{DD}=5\pm0.25V,\,V_{SS}=-5\pm0.25V,\,V_{AG}=V_{OG}=0$  analog input signal level Vin = OdBm0 (f = 1020Hz), analog input operational amplifier gain = 1 (inverting), digital input signal level OdBm0 (f = 1020Hz), unbalanced output (PWRO+), unless otherwise specified.

#### (1) Gain Characteristics

1) Gain Charac	teristics						Custom	er Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Mip.	Max.
Encoder Milliwatt Response (Transmit gain tolerance)	EmW	V <sub>DD</sub> = 5V, V <sub>SS</sub> = -5V	-0.15		+0.15	dBm0		
EmW Variation with Temp. and Power Supply	EmWŢS	$0 \le T_a \le 70^{\circ}C$ $V_{DD} = 5 \pm 0.25V$ $V_{SS} = -5 \pm 0.25V$	-0.12		+0.12	dB		
Digital Milliwatt Response (Receive Gain Tolerance)	DmW	Measure relative to OTLPR. Signal input per CCITT recommendation G.711. Output signal of 1000Hz. VDD = 5V, VSS = -5V	-0.15		+0.15	dBm0		
DmW Varia- tion with Temp. and Power Supply	DmWŢS	$0 \le T_a \le 70^{\circ}C$ $V_{DD} = 5 \pm 0.25V$ $V_{SS} = -5 \pm 0.25V$	0.08		+0.08	dB	The second secon	

#### **Zero Transmission Level Points**

Zero Transmiss	sion Level F	oints			Customer Spec.
Item	Symbol	Parameter/Conditions	Value	Unit	Value
Zero Transmission Level Point	OTLP1x	Referenced to 600Ω	+2.76	40	
Transmit Channel (µPD9516D)	OILITA	Referenced to 900Ω	+1.00	dBm	
Zero Transmission Level Point	OTLP2x	Referenced to 600Ω	+2.79	dBm	
Transmit Channel (µPD9517D)	012.2	Referenced to 900Ω	+1.03	dbiii	-
Zero Transmission Level Point	OTLP1R	Referenced to 600Ω	+5.76	dBm	
Receive Channel (µPD9516D)	OIL IN	Referenced to 900Ω	+4.00	dem	
Zero Transmission Level Point	OTLP2R	Referenced to 600Ω	+5.79	dBm	
Receive Channel (µPD9517D)	0,2,2 <sub>n</sub>	Referenced to 900Ω	+4.03	QDIII	

#### μPD9516D/AD / 9517D/AD



### (2) Gain Tracking (Variation of gain with input level) (Reference level = -10dBm0, unless otherwise specified)

#### (2)-1 µPD9516D

Item	Symbol	Parame	ter/Conditions	Min.	TYP	Max.	Unit	Min.	Max.	
Transmit		CCITT	+3 to -40dBm0	-0.25		+0.25				
Gain Tracking	GT1X	G. 712	-40 to -50dBm0	-0.5		+0.5	dB			
Error 1		Method 2	-50 to -55dBm0	-1.2		+1.2				
Receive		CCITT	+3 to -40dBm0	-0.25		+0.25				
Gain	GT1R	G. 712 Method 2	-40 to -50dBm0	-0.5		+0.5	dB			
Tracking Error 1		$RL = 300\Omega$ RWRO+	-50 to -55dBm0	-1.2		+1.2				

2)-2 μPD95	2)-2 μPD9517D								Customer Spec.		
Item	Symbol	Parame	eter/Conditions	Min.	TYP.	Max.	Unit	Min.	Тур	Max.	
Transmit		CCITT	+3 to -40dBm0	-0.25		+0.25					
Gain Tracking	GT2X	G. 712	-40 to -50dBm0	-0.5		+0.5	dB				
Error 2		Method 2	-50 to -55dBm0	-1.2		+1.2					
Transmit Gain	GT3x	white noise	-10 to -55dBm0		-0.1		40				
Tracking Error 3	a lox	input CCITT G. 712	-55 to -60dBm0		-0.3		dB				
Receive		CCITT	+3 to -40dBm0	-0.25		+.0.25					
Gain Tracking	GT2R	G. 712 Method 2	-40 to -50dBm0	-0.5		+0.5	dB				
Error 2		$RL = 300\Omega$ RWRO+	-50 to -55dBm0	-1.2		+1.2			and and an old seadors		
Receive Gain	GT3R	white noise	-10 to -55dBm0	oder der die seine und der der der der der der der der der de	+0.1		dB				
Tracking Error 3	GISH	input CCITT G. 712	-55 to -60dBm0	1100 700 700 8000 2000 800 8000 900	+0.3		dB				



#### (3) Frequency Response

Analog input operational amplifier gain = 1 (inveriting) Unbalanced output (PWRO+) unless otherwise specified.

			en e					Custom	er Spec.
Item	Symbol	Parameter	/Conditions	Min.	TYP.	Max.	Unit	Min.	Max.
	GRX 1		16.67Hz	-		-30			
	GRX 2		50Hz	-		-25			
	GRX 3		60Hz			-23			
Transmit	GRX 4	Gain	200Hz	-1.8		-0.125			
Channel Frequency	G <sub>RX</sub> 5	relative to gain	0.3 to 3.0kHz	-0.125		+0.125	dB		
Response	G <sub>RX</sub> 6	at 1.02kHz, 0 dBm0	3.3kHz	-0.35		+0.03			
	G <sub>RX</sub> 7		3.4kHz	-0.7		-0.1			
	GRX 8		4.0kHz			-14			
	G <sub>RX</sub> 9		4.6kHz and above			-32			
	G <sub>RR</sub> 1		Below 200Hz			+0.125			
	GRR 2		200Hz	-0.5		+0.125			
Receive Channel	G <sub>RR</sub> 3	Gain relative	0.3 to 3.0kHz	-0.125		+0.125			
Frequency	GRR 4	to gain at 1.02kHz.	3.3kHz	-0.35		+0.03	dB		-
Response	GRR 5	0 dBm0	3.4kHz	-0.7		-0.1			
	GRR 6		4.0kHZ			-14			
*****	G <sub>RR</sub> 7		4.6kHz and above			-30			

Symbol Parameter/Conditions



#### (4) Noise

Item

#### (4)-1 µPD9516D, µPD9517D

Customer Spec. Unit Тур Max.

				4	1	,	
Single Frequency Noise	NSF	End-to-End measurement CCITT G. 712 4.2	Activities and a desirable and a second desir	-50	dBm0		
Crosstalk, Transmit to Receive	CTTR	DR = lowest positive decode level VAIN = 0 dBm0 1.02 KHz analog signal, measure at PWRO+		-71	dB		
Crosstalk Receive to Transmit	CTRT	VAIN is grounded to AGND, DR = 0 dBm0 1.02kHz digital signal	,	-71	dB		
	PSRRT1	+200mV P-P signal on VDD, 0 to 50kHz	40		dB		
Power	PSRRT2	+200mV P-P signal on VSS, 0 to 50kHz	40		dB		
Supply Rejection	PSRR <sub>R</sub> 1	+200mV P-P signal on VDD, 0 to 50kHz PWRO+	30		dB		
	PSRR <sub>R</sub> 2	+200mV P-P signal on VSS, 0 to 50kHz, PWRO+	30		dB		

Min.

TYP.

Max.

15

11

12

dBrnc0

Min.

TYP.

Мах.

#### (4)-2 µPD9516D

Symbol

NXC<sub>1</sub>

NRC 1

NRC 2

Parameter/Conditions

VAIN is grounded to

AGND. Input amplifier

gain = 1, C-Message filter is used.

DR = 11111111,

1kHz rate

measure at PWRO+

C-Message filter is used.

C-Message filter is used. Input to DR is zero code

with sign bit toggled at

Item

**Transmit** 

Receive Noise

Noise

	Customor opec.
Unit	Max.
dBrnc0	
dBrnc0	

Customer Spec

#### (4)-3 µPD9517D

							Customer Spec.
Item	Symbol	Parameter/Conditions	Min.	TYP.	Max.	Unit	Max.
Transmit Noise	Nxp	VAIN is grounded to to AGND. Input amplifier gain = 1, Psophometric filter is used.			-75	dB <sub>m</sub> 0p	
Receive Noise	NRP	Psophometric filter is used.  DR = lowest positive decode level			-79	dBm0p	



#### (5) Distortion

5)-1 μPD9516D	, μΡυθ517	<i>U</i>						Customer Sp	
Item	Symbol	Paramete	er/Conditions	Min.	TYP.	Max.	Unit	Тур	Max
Transmit Single- Frequency Distortion Products	DPX		visory No. 64 (3.8) input signal SD)			-46			
Receive Single- Frequency Disortion Products	DPR		visory No. 64 (3.8) input signal 6D)			-46	dBm0		
Inter- modulation	IMD <sub>1</sub>		nd measurement 712 (7.1)			-35	dB		
Distortion	IMD <sub>2</sub>		nd measurement 712 (7.2)			-49	dBm0		
Spurious Out-of-band Signals	sos		nd measurement 712 (6.1)			-25			
Suprious In-band Signals	SIS	End-to-E	nd measurement 712 (9)			-40	dBm0		
Transmit Absolute Delay	DAX	Fixed Da	ta Rate 2.048MHz		245		μS		
Transmit			500 to 600Hz		170				
Differential	DDX	Relative	600 to 1000Hz		95		μs		
Envelope Delay		to DAX	1000 to 2600Hz		45			·	
			2600 to 2800Hz		105		1		
Receive Absolute Delay	DAR	Fixed Da fCLK = 2 PWRO+	ta Rate .048MHz		190		μs		
Receive			500 to 600Hz		45				
Differential	DDR	Relative	600 to 1000Hz		35	-	μs		
Envelope Delay		to DAR	1000 to 2600Hz		85				
-			2600 to 2800HZ		110				





(5)-2 uPD9516D

υ, Ε μι Βουιο								Customer Spec.
Item	Symbol	Parameter/Conditions		Min.	TYP.	Max.	Unit	Min.
Transmit		CCITT	0 to -30dBm0	36				
Signal to	SD1X	G. 712	-40dBm0	30			dB	
Distortion		Method 2	-45dBm0	25				
Receive		CCITT	0 to -30dBm0 `	36				
Signal to	SD1R	G.712	-40dBm0	30			dB	
Distortion		Method 2	-45dBm0	25			1.	


(5)-3 μPD9517D


5)-3 μPD9517	7D							Customer Spec.	
Item	Symbol	Parame	Parameter/Conditions		TYP.	Max.	Unit	Min.	Тур
		CCITT	0 to -30dBm0	36					
Transmit Signal to Distortion	SD2 <sub>X</sub>	G. 712	-40dBm0	30			dB		
		Method 2	-45dBm0	25					
	SD3x	CCITT G. 712 Method 1	-6 to -27dBm0		38				The second
			-34dBm0		36		dB		
	ODOX		-40dBm0		31				
			-55dBm0		16				
		CCITT G. 712	0 to -30dBm0	36			dB		
<u>.</u> .	SD2R		-40dBm0	30					
Receive Signal to		Method 2	-45dBm0	25					
Distortion		CCITT	-6 to -27dBm0		38				
		G. 712	-34dBm0		36		dB		
	SD3R	SD3R Method 1	-40dBm0		31				
			-55dBm0		16				



#### **WAVEFORMS**


#### **Fixed Data Rate Timing**








#### **VARIABLE DATA RATE TIMING**



#### A.C. TESTING INPUT, OUTPUT WAVEFORM





#### **General Operation**

1. Functions Immediately After Power-Up

The  $\mu$ PD9516D and 9517D have internal resets on power-up to protect other devices on the PCM highway during the power-up sequence. Therefore, certain delays for the start of functioning are provided on each digital output pin. Digital outputs DX and  $\overline{1SX}$  are held in a high impedance state for four frames (500 $\mu$ s) after power is applied.

Analog circuits such as filters, sample holds, and D/A converters require 60ms to begin functioning due to the autozero circuit.

2. Power-Down and Standby Modes

\*Power-Down Mode
Power-down mode can be achieved by setting the PDN pin to low after which digital outputs Dx and TSx will go to high within 10µs impedance, in this mode, only the internal power-down controller, data clock, and frame sync buffers are enabled. Other circuits are disabled.

Returning to power-up mode can be done by setting the PDN pin to high. The function begins after the same delay as in the power-up sequence.

\*Standby Mode

The standby mode can be achieved by setting FSx and/or FSR to low level.

The standby mode leaves the user an option of powering down either channel separately or powering down the entire device by selectively removing FS<sub>X</sub> and/or FS<sub>B</sub>.

Device	Power-Down Method	Typical Power Consumption	Digital Output Status
Power-Down Mode	PDN = low level	8 mW	TSx and Dx are placed in a high impedance state within 10µs after a low level signal is applied to PDN.
Standby Mode	FSX and FSR are low level	8 mW	TSx and Dx are placed in a high impedance state within 300ms after FSx and FSR are set to low.
Only transmit is on standby	FS <sub>X</sub> is low	40 mW	TS <sub>X</sub> and D <sub>X</sub> are placed in a high impedance state within 300ms after FS <sub>X</sub> is set to low.
Only receive is on standby	FSR is low	40 mW	



#### 3. Fixed Data Rate Mode

Fixed data rate mode is selected by connecting the DCLK<sub>R</sub> pin to the VSS pin. In this mode, master clocks required to drive circuits, such as internal transmit/receive switched capacitor filters and D/A converters, are produced internally based on the data clocks supplied to CLK<sub>X</sub> and CLK.

The data clock frequency is 2.048MHz. In transmit section, if FSx is high at the falling edge of the data clock applied to the CLK pin, the next rising edge of the data clock sets the Dx pin (tri-state output) to active, and a sign bit data (BIT 1) is output. In the same manner, each data for seven consecutive bits is clocked out at each of seven consecutive rising edges. Then the eighth falling edge of the data clock sets the Dx pin to a floating state. The TSx remains at low level during the time the Dx pin is active.

Similarly, on the receive side, if FSR is high at the falling edge of the data clock applied to the CLK pin, data are latched by consecutive falling edges of the data clock and consecutively clocked in.

#### 4. Variable Data Rate Mode


Variable data rate mode is selected by inputting the receive data clock of TTL level (0 to VDD) to the DCLKR pin to the VSS pin.

This functional mode requires master clocks to drive such circuits as internal transmit/receive switched capacitor filters and D/A converters, data clock for data transfer, and frame synchronization clocks. Master clocks are applied to the CLK pins at a frequency of 2.048MHz.

The data clocks are applied to the DCLKR and DCLKX, at frequencies that can be varied from 64kHz to 2.048Mhz. In this mode, the frame sync signal to FSx and FSR must be held high for one timeslot interval.

#### 5. Gain Setting of Transmit Analog Input Operational Amplifier

On the transmit side, an analog input operational amplifier is provided with inverting input and output pins (AIN $^-$  and GS $\chi$  respectively), enabling various applications. Gain settings of 0 to 20dB, load resistance (including gain setting resistance) of greater than 10 $\Omega$  and a load capacitance of less than 50pF should be used.



Gain Av = 
$$-\frac{R2}{R1}$$

Load resistance RL = R2

### μPD9513/4/6/7D PCM COMBO LATCH-UP CONSIDERATIONS





#### μPD951X Latch-up considerations

1. Latch-UP Protection for input/output pins.

The characteristic of latch-up:

For all input pins - over +/-20 mA at applied voltage +/-5V.

For I/O and output pins - over +/-50 mA at +/-0.5V

In spite of protection circuitry, combo's have still latch-up problems in power-up sequence. It is a destiny for CMOS devices.

#### 2. Latch-up Protection for Power Up Sequence

The µPD951X family are LSI in CMOS technology which have four power supply pins, I.E. VDD, VSS, AGND and DGND. Therefore, latch-up will occur based on the power-up sequence.

In case of µPD951X, the sequences are the following four. Please note that in the followings no additional shottky diodes are required.

- 1. VDD VSS A + DGND
- 2. VSS VDD A + DGND 3. A + DGND VSS VDD
- 4. VSS A + DGND VDD

Note: AGND pin and DGND pin should be connected to each other very closely to the device, then to the external analog GND/line on PCB.

When the customer keeps the above sequences, we guarantee that the latch-up problem will not occur within the absolute max. ratings.

#### 3. Recommendations

- Only a small change from a existing NMOS COMBO line card (PCB) are required to avoid CMOS COMBO Latch-up at power-up sequence.
  - i.e. Connecting A GND and D GND close to 951x package on PCB.
    - Four power sequences are available.
- By using CMOS COMBO's instead of NMOS ones, following advantages are offered:
  - Better Reliability
  - Lower Power Dissipation
  - Lower Power-Down Current
  - Better PSRR
  - Better Transmission Characteristics


#### 4. APPENDIX 1

Latch-up mechanism

A) Latch-up mechanism by power-up sequence

- in case of 1) A + DGND to VDD to VSS and 2) VDD to A + DGND to VSS

#### FIG. 1




When a potential of the GND and VDD are clamped, the P-Well which has VSS potential will go to the VDD potential due to coupling capacitance between P-Well and N-Sub.

However N+ which is already clampled to GND potential, is existing. Therefore a diode which consists of the P-Well and the N+ will be biased as forward direction.

As a result, many electrons will be injected to the N-Sub from the N+ connected to the GND. Those electrons will cause a latch-up.



B) The reason why AGND and DGND should be connected to each other very closely to the outside device. In actual application, by-pass capacitors should be connected between VDD pin and GND pins respectively between VSS pin and GND pin as follows:



If AGND and DGND are not connected to each other, latch-up will occur, even if the power-up sequence is VSS-DGND-AGND-VDD. The reason is as follows:

When VSS and DGND are connected to power supply, potential of VDD and AGND are floating. Therefore potential of VDD will be charged up to a certain voltage which is specified by by-pass capacitors  $C_{01}$ ,  $C_{02}$  and  $C_{03}$ . (If  $C_{01} = C_{02} = C_{03}$ , its voltage is around 1/3VSS.)

A diode which consists of DGND's P-Well and floating N-Sub (VDD), will be applied around 1/3 VSS as forward direction. Then many holes will be injected to the N-Sub from DGND's P+. As a result, latch-up may occur.

C) In case of power-up after connection of AGND and DGND

In this case, when VSS, AGND and DGND are connected to power supply, a potential of AGND is low impedance, and a capacitance between VSS and VDD is only coupling capacitance CS2.

Therefore a potential of VDD that is floating will be almost same as that of GND which will be divided by  $C = C_{01}//C_{03}$  and  $C_{S2}$ . Thus AGND and DGND's P-Well and N-Sub have almost same potential as GND, so that no hole will be injected. As a result no latch-up will occur.


Conclusion

The AGND and DGND should be shorted and connected to an external analog GND potential.

#### APPENDIX 2

Protection Circuit for life-test and burn-in testing.

So far the BT circuit is concerned, we recommend to use following circuit. Protection diodes and capacitors are connected to avoid latch-up during burn-in testing.




 $C_1 = 22 \,\mu\text{F}$ Z ; Zenner (12V)  $C_2 = 0.1 \,\mu\text{F}$ S; Schottkey



We deliberately have to exclude th probability of latch-up with this BT circuit, because Burn-In Testing is measuring the reliability performance of the device itself. So, we have to guard devices against unexpecting noise on power rail and clock input caused by furnaces.


#### APPENDIX 3

Recommended protection circuit for a line card



Note that no diode is required for protection.

Following tapering PCB are also recommended for appropriate power-up sequence.





### μPD9601D/9602D PCM COMBO





## MOS Digital Integrated Circuit μPD9601D/9602D

The  $\mu$ PD9601D and  $\mu$ PD9602D are single-chip PCM CODEC (COMBO) LSIs with transmit/receive filters. These CODEC LSIs have PLL circuits for transmit and receive channels, that can generate a clock for internal circuit by the frame synchronization clock. The  $\mu$ PD9601D is A-law compatible, and the  $\mu$ PD9602D is  $\mu$ -law compatible.

#### FEATURES:

- There are complete single-chip PCM CODECs (COMBO), with the following circuits internally provided:
  - O Transmit channel input operational amplifier
  - O Transmit channel RC active LPF and switched-capacitor HPF/LPF
  - O μ-law/A-law compatible coder and decoder
  - O Auto-zero circuit
  - O Receive channel switched-capacitor LPF
  - $\odot$  Receive channel unbalanced output power amplifier (600  $\Omega$  load resistance)
  - O High accuracy reference voltage circuit
  - O Serial I/O interface circuit
  - O PLL circuits to generate transmit and receive internal clock
- A-law compatible (µPD9601D)
- μ-law compatible (μPD9602D)
- Capable of synchronous or asynchronous operation
- Data rate (64 Kbps to 2,048 Kbps)
- Low power dissipation
  - 50 mW TYP. (normal operation)
    - 5 mW TYP. (power-down mode or standby mode)
- Single-chip CMOS monolithic LSI
- 16-pin ceramic DIP


Note: Parameters exceeding the values specified in the following tables, should be filled-in by each customer in the specially reserved columns (Customer specification) and returned to NEC.

Additional information needed:


Date	ī	
Customer Name	:	PWW.
Potential Quantity	:	
Project Timing	:	



#### **Block Diagram**



#### Pin Connection (Top View)





#### PIN DESCRIPTIONS

Pin No.	Symbol	1/0	Function
1	AIN+	Input	Transmit operational amplifier noninverting analog input
2	AIN-	Input	Transmit operational amplifier inverting analog input
3	GSχ	Output	Transmit operational amplifier output
4	AGND		Analog ground, not internally connected to digital ground
5	Aout	Output	Receive power amplifier output
6*	LOOP	Input (TTL level)	Input for analog loop back test control. This pin is left open or connected to VSS (–5V) to prevent analog loop back test.
7	VDD		Positive power supply +5±0,25V
8	DR	Input (TTL level)	Receive PCM input
9	CLKR	Input (TTL level)	Receive channel data clock input. Clock frequency can be used from 64 KHz to 2,048 KHz. For CLKX, either synchronous or asynchronous operation can be used, however for FSR, only synchronous operation can be used.
10	CLKX	Input (TTL level)	Transmit channel data clock input. Clock frequency can be used from 64 KHz to 2,048 KHz. For CLKR, either synchronous or asynchronous can be used, however for FSx, only synchronous operation can be used.
11*	FSR	Input (TTL level)	Receive cannel frame synchronous clock input
12*	FSX	Input (TTL level)	Transmit channel frame synchronous clock input
13	DGND		Digital ground pin, not internally connected to analog ground
14	PDN/B\$	Input (TTL level)	Power-down/bit steal control input  in case of µPD9601: Both transmit/receive channel come to power-down mode by low level.  in case of µPD9602: Both transmit/receive channel come to power-down mode, when low level is kept over 7 frames (125µs x 7 = 875 µs). When H to L or L to H is done within 6 frames, bit steal will be achieved.
15	Dχ	Output open drain	Transmit PCM data output
16	Vss		Negative power supply -5±0.25V

\*Note: internally pulled up





Absolute Maximum Rating	s (T <sub>a</sub> = 25°)				Customer Spec.
Item	Symbol	Condition	Rating	Unit	Rating
Supply Voltage	V <sub>DD</sub>		-0.3 to +7.0	V	
Supply Voltage	Vss		-7.0 to +0.3	1 V	
Analog Input Voltage	VAIN	AIN+, AIN-, GSχ	VSS-0.3 to VDD+0.3	V	
Digital Input Voltage	VDIN		-0.3 to V <sub>DD</sub> +0.3	v	
Voltage applied to Digital-output pin	VDOUT	D <sub>X</sub> pins	-0.3 to VDD+0.3	V	
Power Dissipation	PT		500	mW	
Operating Temp.	Topt		0 to +70	%	
Storage Temp.	T <sub>stg</sub>	·	-65 to +150	∞	
Soldering Temp.	T <sub>sold</sub>	< 10 sec.	260	∞	

Note: All voltages are based on the condition that VDG=VAG=0, unless otherwise specified.



#### **Recommended Operating Conditions**

 $V_{DD} = +5\pm0.25V$ ,  $V_{SS} = -5\pm0.25V$ ,  $V_{DG} = V_{AG} = 0$  $0 \le T_a \le 70 \text{ C}$ , unless otherwise specified.

1) D.C. Conditions	5							Customer Spec.		
Item	Symbol	Condi	tions	Min.	Тур	Max.	Unit	Min.	Тур	Max.
Supply	VDD			4.75	5.00	5.25				
Voltage	Vss			-5.25	-5.00	-4.75	V			ŀ
Input Analog Voltage	VAX		AIN+ pin	-3.0		3.0	٧			
Gain Setting Range	GRAX	transmit amp.		0		15	dB			
Load Resistance	RLAX	amp.	GSX, AIN- (note 2)	10			ΚΩ			
Load Capacitance	CLAX					100	pF			
Load Resistance	RLAR	receive		600			Ω			
Load Capacitance	CLAR	amp.				100	pF			
Input Low Voltage	VIL			0		0.8	v			
Input High Voltage	VIH			2.0		VDD	v			

#### (2) A.C. Conditions

 $V_{DD} = 5\pm0.25V$ ,  $V_{SS} = -5\pm0.25V$ ,  $V_{DG} = V_{AG} = 0$ , (note 1)

 $0 \le T_a \le 70^{\circ}$ C, unless otherwise specified.

								Customer Spec.		
Item	Symbol	Conditions	Min.	Тур	Max.	Unit	Min.	Тур	Max.	
Data Clock Frequency	fCLK	(=1/tCY)	64		2048	kHz				
Data Clock width	tCLK		200			ns				

(cont'd)

#### μPD9601D/9602D



#### (2) A.C. Conditions (cont'd)

(2) A.C. Conditions (cont d)							Customer Spec.		
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Тур	Max.
Frame Synchronous Clock Frequency	fs			8		kHz			
High-Level Frame Synchronous Clock width	twfs		200			ns			
Low-Level Frame Synchronous Clock width	twlfs		8			μs			
Clock Risetime	tr				50	ns			
Clock Falltime	tf				50	ns			
Synchronous timing margin 1	tCSD1				100	ns			
Synchronous timing margin 2	tCSD2		40		-	ns			
Frame Synchronous Clock and Data Clock High-Level Overlapping Width	twhsc		100			ns			
DR Setup Time	tDSR	note 3	65			ns			
DR Hold Time	tDHR	note 3	120			ns			
BS Setup Time	tBSR	note 3	200	,		ns			
BS Hold Time	tBHR	note 3	200			ns			

Note 1.: AGND pin and DGND pin should be connected each other close to the device's analog ground pin.

Note 2.: GSX pin and AIN- pin should be connected each other, when an input gain is zero dB.

Note 3.: A rise/fall time of digital input signal and clock signal which are used at timing test, is around 5 ns.



#### **D.C. Electrical Characteristics**

 $0^{\circ} \! \leq \! T_{a} \! \leq \! 70^{\circ} \! C, V_{DD} \! = \! 5 \pm 0.25 V, V_{SS} \! = \! -5 \pm 0.25 V, V_{DG} \! = \! V_{AG} \! = \! 0, f_{CLKR} \! = \! f_{CLKX} \! = \! 2048 \text{ kHz}$  All outputs unloaded unless otherwise specified.

(1) Power D	Dissipations
-------------	--------------

, · · · · · · · · · · · · · · · · · · ·						Custom	er Spec.	
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
Operating	IDD	In normal		- 5	10.0			
	Iss	peration		5	10.0	mA		
Power-Down	IDDPD1	PDN pin is set to low			1.0			
Current	ISSPD1	after 100 ms			0.2			
Standby Current	IDDPD2	FSx and FSR are set to			1.0			
	ISSPD2	low after 100 ms			0.2			

#### (2) Digital Interface

2) Digital Interface						Customer Spec		
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
Digital Input Current	liD	$0 \le V_{DIN} \le V_{DD}$ $\overline{PDN}/BS$ , $D_{R}$ , $CLK_{X}$ , $CLK_{R}$ pins	-10		10			
Pulled up Current	111	VDIN=0V FSX, FSR, LOOP pins		4	100	μА		
Digital Output Leak Current	IL.	$DX \text{ pin} \\ 0 \le VDIN \le VDD$	-10		10			
Output Low Voltage	VOL	DX pin, R <sub>L</sub> = $500\Omega$ IOL = $0.8$ mA			0.4			
Output High Voltage	VOH	Dχ pin, IOL ≦ 150μA	V <sub>DD</sub> -0.3			V		
Digital Output Capacitance	COD	f = 1 MHz			15			
Digital Input Capacitance	CID	f = 1 MHz			10	pF		

#### (3) Transmit Amplifier

(3) Iransınıı Anı	transmit Ampimer				Custom	er Spec.		
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
Input Leakage Current	lΒ	-3.0 ≤ VAIN ≤ 3.0V AIN+, AIN- pins	-10		10	μА		
Input Resistance	RIN	f=1 MHz	50			kΩ		
Input Offset Voltage	VIO	AIN+ pin	-500		500	mV		
Output Offset Voltage	Vog	GS $\chi$ pin, RL = 10 k $\Omega$	-50		50	mV		
Max. Output Voltage	Vом	GS $\chi$ pin, RL = 10 k $\Omega$	-3.0		3.0	V		
nput Capacitance	CAIN				10	рF		



#### (4) Receive Power Amplifier

(4) Receive Power Amplifier							Customer Spec.	
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
Output Offest Voltage	VOA	AOUT pin, DR = +0 code	-50		50	mV		
Max. Output Voltage	VOM	RL ≧ 600Ω	2.5	To an and desired district to the second	2.5	٧		
Output Resistance	RORR			1				

#### A.C. Electrical Characteristics

 $0 \le T_a \le 70^{\circ}\text{C}, \text{V}_{DD} = 5 \pm 0.25\text{V}, \text{V}_{SS} = -5 \pm 0.25\text{V}, \text{V}_{DG} = \text{V}_{AG} = 0\text{V}, \\ \text{fCLKR} = \text{fCLKX} = 2048 \text{ kHz}, \text{ R}_L = 500 \ \Omega, \text{ C}_L = 165 \text{ pF}, \\ \text{IOL} = 0.8 \text{ mA}, \text{I}_{OH} \le 150 \ \mu\text{A}, \text{ unless otherwise specified}.$ 

	Symbol	Condition	Min.	Тур	Max.	Unit	Customer Spec.	
Item							Min.	Max.
Data Enable Time 1	tDZX1	Dχ pin (from FSχ to Dχ)			170	ns		
Data Enable Time 2	tDZX2	Dxpin (from CLKx to Dx)			120	ns		
Data Delay Time	tDDX	Dχ pin			180	ns		
Data Hold Time	tHZX	Dχ pin		50		ns		



# **Transmission Characteristics**

# 1. µPD9601D

 $T_{a}=25^{\circ}\text{C},\,\text{V}_{DD}=5\pm0.25\,\text{V},\,\text{V}_{SS}=-5\pm0.25\,\text{V},\,$  analog input signal level  $\text{V}_{in}=0$  dBm0 (f = 820 Hz), analog input gain = 0 dB, VDG = VAG = 0V, digital input signal level = 0 dBm0 (f = 820 Hz) unless otherwise specified.

#### (1) Zero Transmission Level Point

(1) Zero Iransiii	ission Lev	ei roint						Cust	omer S	Spec.
Item	Symbol	Co	ndition	Min.	Тур	Max	Unit	Min.	Тур	Мах.
Zero Transmission Level Point (Transmit)	OPLX	V <sub>DD</sub> =5V			4.02		dBm			
Zero Transmission Level Point (Receive)	OTPLR	VSS = -5V			4.02		dBm			

(2) Gain Charac	teristics							Cust	omer S	Зрес.
Item	Symbol	Co	ndition	Min.	Тур	Max.	Unit	Min.	Тур	Мах.
Transmit Gain Tolerance	GX	referenced 0TLPx	V <sub>DD</sub> =5V	-0.1		0.1	dB			
Receive Gain Tolerance	GR	referenced 0TLPR	VSS=-5V	-0.1		0.1	dB			
Gx variation with Temp. & power supply	∆Gχ			-0.2		0.2	dB			
GR variation with Temp. & power supply	∆GR	0≦T <sub>a</sub> ≦70	°C	-0.2		0.2	dB			

# (3) Gain Tracking (Variation of gain with input level)

(0, 000			ar input levely					Customer Spec.			
Item	Symbol	C	Condition	Min.	Тур	Max.	Unit	Min.	Тур	Max.	
		CCITT	+3 to -40dBm0	-0.2	7,111	+0.2					
Transmit	194	G714	-50	-0.4		+0.4	dB				
Gain	GTχ	Method 2	<b>–</b> 55	-0.8		+0.8					
Tracking Error	GIX	CCITT	-10 to -40dBm0		0.0		. :				
2.1701		G714	-50		0.0		dB				
		Method 1	-55		0.0						
		CCITT	+3 to -40dBm0	-0.2		+0.2					
Receive		G714	-50	-0.4		+0.4	dB		-		
Gain	GT <sub>R</sub>	Method 2	-55	-0.8		+0.8					
Tracking Error	G I H	CCITT	-10 to -40dBm0		0.0						
LITOI		G714 Method 1	-50		0.0		dB				
			<b>–</b> 55		0.0						





(3) Frequency	Response						Custom	er Spec.
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
	GRX1	60 Hz			-24			
	GRX2	200 Hz	-2.5		+0.15			
Transmit Channel	GRX3	0.3 to 3 kHz	-0.2		+0.15			
Frequency	GRX4	3.2 kHz	-0.65		+0.15	dB		
Response (Gain)	GRX5	3.4 kHz	-0.8		+0.15			
(Call)	GRX6	3.78 kHz			-6.5			42.5
	GRR1	0 to 3.0 kHz	-0.2		+0.15			
Receive Channel	GRR2	3.2 kHz	-0.65		+0.15			
Frequency	GRR3	3.4 kHz	-0.8		+0.15	dB		
Response (Gain)	GRR4	3.78 kHz			-6.5			

4) Noise					1.5		Customer Spec.		
Item	Symbol	Condition		Тур	Max.	Unit	Min.	Max.	
Transmit Noise	NXP	AIN+ is grounded to AGND. Input gain=0 dB, use Psophometric filter	Min.	,	-72	JD. 0	-		
Receive Noise	NRP	Use Psophometric filter, DR = +0 code			-78	dBm0p	-		
Single Frequency Noise	NSF	End-to-end testing CCITT G.712 4.2			-50	dBm0			
Crosstalk Transmit to Receive	CTTR	DR = lowest positive decode level, AIN+ = 0 dBm0, 820Hz			-65	_ 1.5			
Crosstalk Receive to Transmit	CTRT	AIN+ is grounded to AGND. DR = 0 dBm0, 820Hz digital input			<b>–6</b> 5	dB			
	PSRR <sub>1</sub>	± 100mVop signal on VDD or VSS, f=1kHz	30			dB	-		
Power Supply Rejection	PSRR <sub>2</sub>	± 100mVop signal on VDD or VSS, f=3 kHz	20			dB			
	PSRR3	± 100mVop signal on VDD or VSS, f=3.4kHz	20			dB			



5) Distortion									Cust	omer (	Spec.
Item	Symbol		Conditio	n	Min.	Тур	Max.	Unit	Min.	Тур	Max
		CCITT	0 to -3	30 dBm0	36					*	
		G.714	-4	10	31			dB			
Transmit Signal to	CDV	Method 2	4	15	26						
Distortion	SDX	CCITT	-6 to -	-27		37					-
		G.714	-	-34		35		10			
		Method 1	-	-40		30		dB			
			-	-55		15					
		CCITT	0 to -3	30 dBm0	36						
		G.714	-4	ю	31			dB			-
Receive Signal to Distortion	CD-	Method 2		15	26						
	SDR	CCITT	-6 to -	-27		37					
		G.714	-	-34		35		٦,			
		Method 1	_	-40		30		dB			
			_	-55		15	-				
Inter- modulation	IMD <sub>1</sub>	End-to-en CCITT G.7		ırement			-38	dB			
Distortion	IMD <sub>2</sub>	End-to-en CCITT G.7		irement			-52	dBm0			
Absolute Delay	DA	AIN to AO	Л				540	μs			
		* .	ú	500 Hz			1.50				
•				600 Hz			0.75				
Group. Delay	DO	AIN to	4OUT	1000 Hz			0.25	ms			
				2600 Hz			0.25				
				2800 Hz			1.50				



#### Transmission Characteristics

# 2. µPD9602D

 $T_{a}=25^{\circ}\text{C, V}_{DD}=5\pm0.25\text{ V, V}_{SS}=-5\pm0.25\text{V,}$  analog input signal level Vin = 0 dBm0 (F = 1020 Hz), analog input gain = 0 dB, VDG = VAG = 0V, digital input signal level = 0 dBm0 (F = 1020 Hz) unless otherwise specified.

# (1) Gain Characteristics

(I) Gain Charac	teristics							Cust	tomer S	Зрес.
Item	Symbol	Co	ondition	Min.	Тур	Мах.	Unit	Min.	Тур	Мах.
Zero Transmission Level Point (Transmit)	OTLPX		V <sub>DD</sub> = 5V		3.99		dBm			
Zero Transmission Level Point (Receive)	0TLP <sub>R</sub>				3.99		dBm			
Transmit Gain Tolerance	Gχ	referenced 0TLPχ	VSS = -5V	-0.1		0.1	dB			
Receive Gain Tolerance	GR	referenced 0TLPR		-0.1		0.1	dB			
Gx variation with Temp. & power supply	dGX			-0.15		0.15	dB			
GR variation with Temp. & power supply	dG <sub>R</sub>	0 ≦ T <sub>a</sub> ≦ 70	rc	-0.15		0.15	dB			

# (2) Gain Tracking (Variation of gain with input level)

z, dan naok	mg (variatio	in or gain with input levely					Custom	er Spec.
Item		Condition	Min.	Тур	Max.	Unit	Min.	Max.
Transmit		+3 to -40 dBm0	-0.2		+0.2			
Gain Tracking	GTχ	50	-0.4		+0.4	dB		
Error		<b>–</b> 55	-0.8		+0.8			
Receive		+3 to -40 dBm0	-0.2		+0.2			
Gain Tracking	GTR	-50	-0.4		+0.4	dB		
Error		-55	-0.8		+0.8			

# **Zero Transmission Level Point**

Zero Transmiss	ion Level Point	: '					Customer Spec	
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
Zero Transmission Level Point (Transmit)	OTLPX	V <sub>DD</sub> =5V		3.99		dBm		
Zero Transmission Level Point (Receive)	OTLPR	VSS=-5V		3.99		dBm		



(3) Frequency	Response						Customer Sp		
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.	
	GRX1	60 Hz			-24				
	GRX2	200 Hz	-2.5		+0.15				
Transmit Channel	GRX3	0.3 to 3 kHz	0.2		+0.15				
Frequency	GRX4	3.2 kHz	-0.65		+0.15	dB			
Response (Gain)	GRX5	3.4 kHz	-0.8		+0.15				
* *,	GRX6	3.78 kHz			-6.5				
	GRR1	0 to 3.0 kHz	-0.2		+0.15				
Receive Channel	GRR2	3.2 kHz	-0.65		+0.15				
Frequency	GRR3	3.4 kHz	-0.8		+0.15	dB			
Response (Gain)	GRR4	3.78 kHz			6.5				

4) Noise							Custome	er Spec.
Item	Symbol	Condition	Min.	Тур	Max.	Unit	Min.	Max.
Transmit Noise	NXC	AIN+ is grounded to AGND. Input gain = 1, use C message filter			17	dBrnc0		
Receive Noise	NRC	Use C message filter, DR = +0 code			12			
Single Frequency Noise	NSF	End-to-end testing CCITT G.712 4.2			-50	dBm0		
Crosstalk Transmit to Receive	CTTR	DR = lowest positive decode level, AIN+ = 0 dBm0, 1020Hz			65			
Crosstalk Receive to Transmit	CTRT	AIN+ is grounded to AGND. DR = 0 dBm0, 1020Hz digital input			65	dB		
	PSRR <sub>1</sub>	± 100mV <sub>OP</sub> signal on V <sub>DD</sub> or V <sub>SS</sub> , f=1kHz	30			dB		
Power Supply Rejection	PSRR <sub>2</sub>	± 100mV <sub>OP</sub> signal on V <sub>DD</sub> or V <sub>SS</sub> , f=3kHz	20			dB		
	PSRR3	± 100mV <sub>OP</sub> signal on V <sub>DD</sub> or V <sub>SS</sub> , f=3.4kHz	20			dB		






(5) Distortion

(5) Distortion									Customer Spec.		
Item	Symbol	С	ondition		Min.	Тур	Max.	Unit	Min.	Max.	
Transmit		CCITT	0 to -	30 dBm0	36				. 55		
Signal to	SDX	G.714		40	31			dB			
Distortion		Methode 2		45	26						
Receive		CCITT	0 to -	30 dBm0	36	11.					
Signal to	SDR	G.714		40	31			dB			
Distortion		Method 2	-	45	26						
Inter-	IMD1 End-to-end mea CCITT G.712 (7.			rement		: -	-38	dB			
modulation Distortion	IMD <sub>2</sub>	End-to-end measureme CCITT G.712 (7.2)		rement			-52	dBm0			
Absolute Delay	DA	AIN to AOU	ıΤ	-			540	μs			
				500 kHz			1.50				
_				600 kHz			0.75				
Group Delay	DO	AIN to AC	DUT	1000 kHz			0.25	ms			
<del>.</del>				2600 kHz			0.25				
				2800 kHz			1.50				




# **Timing Charts**


# Transmit Timing (1)




# Transmit Timing (2)







# Receive Timing (2)





#### **General Operation**

#### 1. Functions Immediately After Power-Up

The  $\mu$ PD9601D and 9602D have internal power on reset circuits to protect other devices on the PCM highway during the power-up sequence.

Therefore, certain delays for the start of functioning are provided on both digital output pin and analog output pin. Digital output Dx is held in a high impedance state for around 5 ms after power is applied.

Analog circuits such as filters, sample helds, and D/A convertors requires 15ms to begin funtioning due to the settling time of analog circuits.

#### 2. Power-Down and Standby Mode

#### Power down mode:

Power down mode can be achieved by setting the PDN/BS pin to TTL low level after which digital output Dx will go to high impedance state. In this mode, only the PLL circuits the internal power-down controller, data clock, and frame sync buffers are enabled. Other circuits are disabled.

Returning to power-up mode can be done by setting the PDN/BS pin to TTL high level high. The function begins after the same delay as in the power-up sequence (without the lock-in time of PLLS).

#### Standby Mode

The stanby mode can be achieved by setting FSx and/or FSR to TTL low level or open. The standby mode leaves the user an option of power down either channel separately or powering down the entire device by selectively removing FSx and/or FSR.

#### 3. PCM Data Transmission

In transmit section, if FS $\chi$  is high at the falling edge of the data clock applied to the CLK $\chi$  pin, the next rising edge of the data clock sets the D $\chi$  pin to active, and a sign bit data (MSB) is output.

In the same manner, each data for seven consecutive bits is clocked out at each of seven consecutive rising edges. Then the ninth rising edge of the data clock sets the Dx pin to a high impedance state.

Similarly, on the receive side, if the FSR is high at the falling edge of the data clock applied to the CLKR pin, data are latched by consecutive falling edges of the data clock and consecutive clocked in.

#### 4. Bit Steal

The  $\mu$ PD9602D has a decorder function of signaling frame including signaling information. When signaling is specified on the receive side, the voice signal needs to be composed of bits because the LSB of the 8-bit PCM data is used for signaling. Even in this case, for the purpose of minimizing deterioration in SD and GT characteristics, the composing side of the D/A converter is modified to compensate for the lost LSB data, assuming that half the overall data are lost. Also  $\mu$ PD9602D will be output 7-bit decoded signal by inputting alternated per each signaling frame to the PDN/BS pin. In this case, the LSB datas are ignored. However when over 7 frame of lowlevel is input to the PDN/BS pin, the device goes to a power-down mode.

#### 5. Analog Loopback Test

The  $\mu^D$ D9601D and 9602D also have an analog loopback test function on chip as a feature. When LOOP bar pin is set to TTL low level, the LPF output of receive channel is internally connected to the BPF input of transmit channel. A 0 dBm0 digital tone signal sent to DR will emerge from Dx as a 0 dBm0 signal.


When not using this test function, the LOOP bar pin should be left open or connected to the VSS. The LOOP bar is pulled up.



6. Gain Setting of Transmit Analog Input Operational Amplifier

On the transmit side, an analog input operational amplifier is provided with inverting input, non-inverting input and output pins (AIN+, AIN-, and GSx respectively), enabling various applications.

For normal use as a non-inverting amplifier, gain settings of 0 to 15 dB, load resistance (including gain setting resistance) more than 10 kΩ, and a load capacitance of less than 100pF should be used.



# 7. Operating Recommendations

a. Layout of AGND and DGND

It should be connected to Analog ground with shorting at the just under position of IC between AGND and DGND pins.

b. Power-up sequence

The μPD9601 D and μPD9602D two powering pins and two ground pins. The recommended power-up sequence is:

- VSS-AGND-DGND-VDD
- VDD-VSS-A, DGND II III VSS-VDD-A, DGND
- IV VSSA, DGND-VDD VSS-A, DGND-VDD



# μPD9601/9602D HITACH type COMBO's Lineup VERSION B

		NEC		HITA	CHI	
Comp.	A	μPD9601D	HD44231	HD44233	HD44235	HD44237
Law	μ	μPD9602D	HD44232	HD44234	HD44236	HD44238
	5 6 Pin 8 No. 9 10 11	Aout Loop DR CIKR CIKX FSR FSX	Aout Vref n.c. DR Clk FS n.c.	Aout Vref DR CIkR CIkX FSR FSX	Aout Vref n.c. DR Clk FS n.c.	Aout Vref DR ClkR ClkX FSR FSX
***************************************	Int. Clk.	PLL	COUNTER on chip		PLL on chip	
Clock	PCM Clk. rate	variable 64 - 2048kHz	fixed data clock 1536/1544/2048 kHz		variable data clock 64-2048 kHz	
	SYNC/ ASYNC	вотн	SYNC only	вотн	SYNC only	вотн
	Туре			SINGLE ENDED		
Output AMP	Min. Load	600 ohm	1.2 Kohm		1,2 Kohm	
Others		Loop back test				
Compatibility		_	No	Yes	No	Yes

Note: If external reference voltage is not used, the Vref pin should be connected to VSS pin or left open.

The same applies to LOOP pin of μPD9601D/9602D(external reference voltage cannot be used).



# μPD9601D/D9602D/D9604D/D9605D

# Hitachi based CMOS COMBOs Lineup

Version B

	version B							
		Hit	achi		NEC			
	44233	44234	44237	44238	D9601	D9602	D9604	D9605
Encoding Law	А	μ	Α	μ	Α '	μ	μ	A
Interbal Clock	Di	vider	F	<b>L</b> L		Р	LL	
PCM Data Rate	Fixed 1.54	6Mbps 4Mbps 8 Mbps	Variable 64k~2.0	48Mbps	Variable 64k∼ 2.048Mbps			
Analog Loopback Test	No Capability  Capable LOOP pin = TTL low level				evel			
Voltage Reference	Internal: VF External: V		open or VS 2~3V	s (-5V)	Internal only LOOP pin = Open or VSS (-5V)			
Input Amplifier	Operationa RC filter	Operational Amplifier with 2nd Order RC filter			Uncommitted Operational Amplifier			
Output Amplifier	31	Load R	eisitance   1.2	Kohm	Load Resistance 600 ohm			
Digital Gain Set		No Ca	pability		No Capability		Capable 0~15.5 d 0.5dB ste	
Power Consumption	60mW	(typ)	50m	W (typ)	50mW (typ)			
Absolute Delay		540μsec (max)		540μsec (max)				
Gain Variation	±0.15	±0.15dB (Temp. and power supply)		±0.2dB (Initial and Temp. and power sup			wer supply)	
Bit Steal Control		No		Yes		Yes	Yes	
Note on Compatibility					Hitachi Compatible	•	NEC Original	



# μPD9601AD/9602AD HITACHI type COMBO's Lineup VERSION C


		NEC			HITACHI		
Comp.	Α	μPD9601AD	HD44231	HD44233	HD44235	HD44237	HD44247
Law	μ	μPD9602AD	HD44232	HD44234	HD44236	HD44238	HD44248
	5 6 Pin 8 No. 9 10 11	Aout Loop DR ClkR ClkX FSR FSX	Aout Vref n.c. DR Clk FS n.c.	Aout Vref DR CIkR CIkX FSR FSX	Aout Vref n.c. DR Clk FS n.c.	Aout Vref DR CIkR CIkX FSR FSX	Aout+ Aout- DR CIKR CIKX FSR FSX
	Int. Clk.	PLL	COUNTE	R on chip	PLL on chip		
Clock	PCM Clk. rate	variable 64 - 2048kHz	1536/15	ita clock 44/2048 Hz	variable data clock 64-2048 kHz		
	SYNC/ ASYNC	вотн	SYNC only	вотн	SYNC only	вотн	вотн
	Туре				PUSH-PULL		
Output AMP	Min. Load	600 ohm		600	ohm	600 ohm	
Others		Loop back test					
Compatibility		_	No	Yes	No	Yes	No

Note: If external reference voltage is not used, the Vref pin should be connected to VSS pin or left open.

The same applies to LOOP pin of μPD9601D/9602D (external reference voltage cannot be used).



# PACKAGE PIN CONFIGURATIONS



#### PIN NAMES SUMMARY TABLE

No	Hitachi	NEC	No	Hitachi	NEC
1	AIN	AIN+	9	RCV. CLOCK	CLKR
2	GA1	AIN-	10	TX. CLOCK	CLKX
3	GA2	GSX	11	RCV. SYNC	FSR
4	AGND	AGND	12	TX. SYNC	FSX
5	AOUT	AOUT	13	DGND	DGND
6	VREF	LOOP	14	PD	PND/BS
7	VDD	VDD	15	PCMOUT	Dχ
8	PCMIN	DR	16	Vss	Vss


Note:

DGSx: Transmit Gain Setting Data input pin DGSR: Receive Gain Setting Data input pin




# i) µPD9601D/µPD9602D

# **Block Diagram**





# ii) HD44233B/HD44234B




Note: Pins no. 6, 11 and 12 are pulled up (NEC and Hitachi).



# iii) µPD9604D/µPD9605D

Block Diagram



Note: pins no. 2, 6, 7, 11 and 14 are pulled up.



# μPD9601D/9602D/9604D/9605D

# μPD960X Latch-up considerations

# 1. Power-up sequence

Our acceptable power-up sequence is as follows:

```
 \begin{array}{lll} 1. \ VSS - AGND - DGND - VDD & (same as Hitachi's way) \\ 2. \ VDD - VSS - AGND + DGND & (same as $\mu PD951x's$ way) \\ 3. \ VSS - VDD - AGND + DGND & (ditto) \\ 4. \ AGND + DGND - VSS - VDD & (ditto) \\ 5. \ VSS - AGND + DGND - VDD & (ditto) \\ \end{array}
```

# 2. Latch-up for I/O pins

- 1. For input pins, over  $\pm -20$  mA can be applied as applied voltage is  $\pm -50$ V.
- 2. For I/O and output pins, over +/-50mA can be applied.

# 3. Latch-up mechanism

Same as that of µPD951x.



# Method to measure latch-up at CMOS COMBOS

This applies to µPD951X as well as to µPD960X.

- Method . . . D.C. applied
- Limit 1, (For power supply pins)

At T<sub>a</sub> = 25°C, latch-up should not occur within absolute maximum ratings of power supply voltage.

(Cont'd)

# LIMIT 2, (FOR I/O PINS)


At  $T_a = 25^{\circ}$ C, latch-up should not occur at input-current is  $\leq 50$  mA.

However, if latch-up will occur at less than 50 mA input-current, the following limits should be satisfied:


- For single power supply system.
- Latch-up should not occur at  $-VDD \le input voltage \le 2 \times VDD$ .
- For three power supplies system.
  - -2 x VSS ≤ input voltage ≤ 2 x VDD

#### The evaluation circuits are as follows:


#### (A) For Power Pins



# (B) For Input Pins



# (C) For Output Pins



**DUT: Device Under Test** 



# RELIABILITY REPORT μPD951xD / μPD960xD PCM COMBO Families





# μPD960XD Series

	Test Item		Test Item Symbol MIL-STD-88		Remarks	Observed Failures/ Test Samples			
				Wicarioa Goria.		168h	500h	1000h	2000h
Test		gh Temp. perating	HTOL	1005 A,D	$T_a = 150^{\circ}\text{C V}_{DD} = 5.5\text{V}$ VSS = -5.5V	<u>0</u> 137	<u>0</u> 137	<u>0</u> 137	<u>0</u> 20
Life		gh Temp. torage	нт	1008 D	Ta = 200°C	<u>0</u> 30	<u>0</u> 30	<u>0</u> 30	
	,	Soldering Heat	-	2031*	260°C, 10 sec, Once without flux				
	Stress	Temp. Cycling	A 2	1010 C	-65°C ∼ 150°C (30 min) (30 min) , 10 cycles		(	)	
sst	Thermal	Thermal Shock		1011 A	0°C ~ 100°C (5 min) (5 min) , 15 cycles	<u>0</u> 20			
ental Te	-	Hermeticity		1014 B,C	1 x 10 <sup>-8</sup> atm : cc/sec				
Environmental Test	35	Mechanical Shock		2002 B	1500G, 0.5msec, 3times 3 directions				
핍	al Stress	Vibration var. frg.	A 3	2007 A	100~2000~100Hz, 20G, 4times 3 directions			)	
	Mechanical	Constant Accelaration	7.3	2001 D	20,000G, 1min, Once 3 directions		2	<u>0</u> 0	
	Me	Hermeticity		1014 B,C	1 x 10 <sup>-8</sup> atm : cc/sec				
		erminal Strength ead Fatigue)	A 4	2004 B 2	250 g, 3 leads, 3bends		(	5	
	So	olderability	A 5	2003	230°C, 5 sec, Once with flux		(	) 5	

\*MIL-STD-750A



# μPD951XD Series

					<del></del>				
Test Item				MIL-STD-883B. Method Cond.	Remarks	Observed Failures/ Test Samples			
				Method Cond.		168h	500h	1000h	2000h
Test		gh Temp. perating	HTOL	1005 A,D	$T_a = 150$ °C $V_{DD} = 5.5$ V $V_{SS} = -5.5$ V	<u>0</u> 110	<u>0</u> 90	<u>0</u> 48	<u>0</u> 20
Life		gh Temp. orage	HT	1008 D	T <sub>a</sub> = 200°C	<u>0</u> 20	<u>0</u> 20	<u>0</u> 20	
	S	Soldering Heat		2031*	260°C, 10 sec, Once without flux				
	l Stres	Temp. Cycling	A 2	1010 C	-65°C ~ 150°C (30 min) (30 min) 10 cycles		: '	, , , , , , , , , , , , , , , , , , ,	
est	Thermal Stress	Thermal Shock		1011 A	$0^{\circ}\text{C} \sim 100^{\circ}\text{C}$ (5 min) (5 min) , 15 cycles	$\frac{0}{20}$			
ental Te	'	Hermeticity		1014 B,C	1 x 10 <sup>-8</sup> atm : cc/sec				
Environmental Test	SS	Mechanical Shock		2002 B	1500G, 0.5msec, 3times 3 directions				
굡	al Stress	Vibration var. frg.	A 3	2007 A	100~2000~100Hz, 20G, 4times 3 directions			) )	
	var. frg. Constant Accelaration		AS	2001 D	20,000G, 1min, Once 3 directions		2	<u>0</u> 10	
	M	Hermeticity		1014 B C	1 x 10 <sup>-8</sup> atm : cc/sec			1,1	
		rminal Strength ead Fatigue)	A 4	2004 B 2	250 g, 3 leads, 3bends		(	5	
	Sc	olderability	A 5	2003	230°C, 5 sec, Once with flux		(	<u> </u>	

\*MIL-STD-750A

# $\mu$ PD6302CA $\mu$ PD6302G MSK MODEM





# METHOD OF USING μPD6302CA/G MSK MODEM


# 1. Outline of µPD6302CA

The μPD6302CA/G is a one-chip CMOS IC used to modulate/demodulate the Minimum Shift Keying (MSK) signal to/from Non Return Zero (NRZ) code (high level – 1.2 kHz, low level – 1.8 kHz).

The modulator section has a transmitted clock output terminal and a transmitted data input terminal, and the built-in modulation select switch switches between the audio signal and modulation signal.

The demodulator section has a band pass filter and a low pass filter composed of switched-capacitor filters (SCFs) as detection filters, regenerated clock terminal to output the signal from the bit synchronization circuit, and reproduced data output terminal.

# **BLOCK DIAGRAM**





# TERMINAL

4 1/4	000 IN	10 DEE	DECEDENCE OUT	
1 X1	OSC IN	13 REF		
2 X2	OSC OUT	14 RCDI	CLOCK DEMODULATER IN	
3 SME	MODULATION ENABLE (SENDING)		LOWPASS FILTER OUT	(RECEIVING)
4 SMS	MODULATION SELECT (SENDING)	16 RDDO	DELAY DETECTOR OUT	(RECEIVING)
5 SCO	CLOCK OUT (SENDING)	17 RDDI	DELAY DETECTOR IN	(RECEIVING)
6 SDI	DATA IN (SENDING)	18 RBFO	BAND PASS FILTER OUT	(RECEIVING)
7 CKD	SERIAL CLOCK DISENABLE IN	19 RAI	RECEIVED AUDIO IN	
8 SCK	SERIAL CLOCK OUT	20 VSS	GND	
9 CKE	SERIAL CLOCK ENABLE OUT	21 SO	SENDING OUT	
10 RCK	CLOCK OUT (RECEIVING)	22 SAI	SENT AUDIO IN	
11 DO	DATA OUT (RECEIVING)	23 CKO	CLOCK OUT	
12 VDD	+5V	24 TEST	TEST	

# 2. MINIMUM SHIFT KEYING (MSK)

The MSK is one of the frequency modulation (FM). With this method, the high level (logic level) and low level of the NRZ code are modulated to 1.2kHz and 1.8kHz respectively.




Fig. 1 Example of modulation by MSK method



#### 3. FUNCTIONS OF µPD6302CA

#### 3.1 Modulator section

The NRZ data code generated by the micro computer is read into  $\mu$ PD6302CA/G from the SDI terminal according to the rising edge of the clock (SCO) from the  $\mu$ PD6302CA/G when the SME terminal is set to high level. Then, the high level of the NRZ code is modulated to a 1.2 kHz sine wave, and the low level is modulated to a 1.8 kHz sine wave. The modulated signal is output from the SO terminal. Normally, an audio signal from the SAI terminal is output from the SO terminal. Therefore, when data is to be transmitted, the output from the SO terminal must be switched from the audio signal to the modulated signal by the input of a control signal to the SMS terminal.

#### 3.2 Demodulator section

When a received signal is input from the RAI terminal, the out-of-band noise is removed from it by the band pass filter. Then, the signal is output from RBFO terminal and input to the RDDI terminal.

The signal input to the RDDI terminal passes through the 48-bit shift delay detection circuit and the low pass filter to remove the pulse wave generated by delay detection; then, it is output from the RLFO terminal.

This signal is then input from the RCDI terminal, into the logic level by the comparator, synchronized with the internal clock by the clock regenerate circuit, and output from the DO terminal.

# 3.3 Frame synchronization detector section

The frame synchronization signal detection circuit, which is a part of the demodulation circuit, detects a 15-bit frame (frame pattern: 1 1 1 0 1 1 0 1 0 0 1 0 1 0 0 0 : disprogrammable) synchronization signal (all match) from the demodulated NRZ signal, raises the signal from CKE to a high level to indicate the detection, and outputs a 1.2 KHz serial clock signal from the SCK terminal. The signals output from CKE and SCK are reset when the signal input to the CKD terminal is set to a high level.

With this circuit, the frame synchronization signal need not be detected by the software. (See Figure 11 and Flowchart 3 for details).



#### 4. RECEIVE DEMODULATOR SECTION

# 4.1 Band pass filter (BPF)

The band width is from 800 Hz to 2.2 KHz (typ.). The attenuation slope is 24 dB/oct (typ.), and the in band attenuation is 10 dB (typ.). The band pass filter removes the out-of-band noise. (Fig.2)

# 4.2 Low pass filter (LPF)

The cut off frequency is 700 Hz (typ.), and the attenuation slope is 18 dB (oct (typ.), and the inband attenuation is 7 dB (typ.).

The low pass filter removes the pulse wave generated by a shift detection. (Fig. 3)




Fig. 2 BPF




Fig. 3 LPF

#### 4.3 Bit synchronization circuit

The bit synchronization circuit regenerates clock synchronized with the received data. At least 24 received data transitional points are necessary to regenerate received clock. (The lock-in range is from 1.160 baud to 1.250 baud TYP).



#### 4.4 Frame code detection

The frame code detection detects the 15-bit frame code ( 1 1 1 0 1 1 0 0 1 0 1 0 0 0 : fixed code).

This circuit outputs a high level signal from CKE as the detection signal and a serial clock signal from SCK. The detection condition is the matching of all 15 bits.

(Fig. 4)




Fig. 4 Frame detector

Note: it is possible to modify the frame pattern of synchro detection circuit by optional aluminium mask. In this case development costs and a minimum quantity are necessary.



#### 5. Modulator Section

#### 5.1 Data input

The data from the microcomputer is input to SDI and is latched in µPD6302CA/G by the rising edge of the transmitted clock (SCO) output).

If the microcomputer holds the data for at least 10 μs before and after the rising of the transmitted clock, the data is read into the IC. (Fig. 6)

Data setup Time: 10 µs (min.) Data hold time: 10 µs (min.)

# 5.2 Modulated data output


Modulation is started when the signal input to the SME terminal is set to a high level.

This signal is latched in the IC by the rising edge of the SCO signal, and the data transmission mode is started.

Note: The transmitted clock (SCO output) is reset for about 2 µs typ unconditionally after the SME signal rises.

Fig. 5 shows the timing chart, and Fig. 6 shows the truth table for SME and SMS.


For reference, Fig. 7 shows the input/output terminal interface.



 $T_S$ : Set-up time MIN. 10  $\mu$ s  $T_H$ : Hold time MIN. 10  $\mu$ s


Fig. 5 SME, SMS Timing Diagram





SME	SMS	SW <sub>1</sub>	sw <sub>2</sub>	SO output
L	L	ON	OFF	SAI
L	Н	OFF	OFF	1/2 V <sub>DD</sub>
Н	L	OFF	ON	D/A
Н	н	OFF	ON	D/A

Note: SME and SMS can be controlled in the same port.



output inpedance

Fig. 7 Terminal interface

RBFO	3.5 (kΩ)
RLFO	5.0 (kΩ
REF	4.0 (kΩ)
SO (D/A)	700 (Ω)
SO (SAI)	300 (Ω)



# 6. PROGRAM (MICROCOMPUTER)

#### 6.1 Transmit program

The send data is latched in  $\mu$ PD6302CA/G by the rising of the transmitted clock (SCO output) and is modulated. For this purpose, the program must instruct the microcomputer to hold the data for 10 $\mu$ s before and after the rising edge of the SCO clock

Note that SCO output control terminal SMS and transmit control terminal SME can be controlled by one port.

#### 6.2 Receive program

The received data is transformed by the falling edge of the RCK (regeneration clock), since the transformed data is held for 1 clock cycle read it by the interruption at the rising edge of the RCK clock. (See Flowchart 1, Fig. 8).

When frame pattern detection circuit is used, a high level signal is output from the CKE terminal and a serial clock signal is output from the SCK terminal to indicate detection of a frame pattern.

These signals are output immediately after a frame pattern is detected.

Thus, frame pattern detection need not be performed by software. That is, the micro computer reads the data the rising edge of the serial clock when the detection signal (used as interruption signal) is output from the CKE terminal. (See flowchart 2, Fig. 9)

This processing can be further simplified by using a serial interface in a device such as µPD7508.

With this serial interface (Fig. 10), interruptions (CKE output) need not be monitored by software because the interruption signal is generated from a 3-bit counter by hardware. That is, immediately after a frame pattern is detected, data is latched in an 8-bit shift register by the serial clock output from the SCK terminal, and the 3-bit counter starts counting. When 8-bit data is set in the 8-bit shift register, the 3-bit counter issues an interruption signal.

On receiving this signal, the CPU of the microcomputer reads the 8-bit data from the 8-bit shift register via the internal bus (See Flowchart 3).

Since the microcomputer reads the demodulated data by the repetition of this operation, no special processing (frame pattern detection) for data code detection is required and the received data is read not at every SCK (SCO) clock but at every 8 SCK clocks.







Fig. 8 Interface with microcomputer





Flowchart 1

Note: C (1) to C (15) are used to contain the 15-bit frame synchronization signal, 1 bit each, starting from the first bit.







Fig. 9 Interface with microcomputer



Flowchart 2







Fig. 10 Interface with microcomputer

In this case, an interruption is generated by the hardware when a frame code is detected, and no special program is necessary for detecting the frame code.



Flowchart 3



## MSK MODEM µPD6302CA/G FUNCTION




Figure 1






Fig. 3 BPF CHARACTERISTIC µPD6302CA





Fig. 4 CORD LESS TELEPHONE BLOCK DIAGRAMM For EUROPE (CEPT) (914/959MHz)








Fig. 5 Block diagram of µPD6302CA. (details)




Fig. 6 Switched capacitor integrator.



Performance of the SCF (Switched Capacitor Filters)
Two SCF, one LPF and one BPF, are integrated with following parameters:




Fig. 7 LCR circuit equivalent to the SCF (BPF).




Fig. 8 Frequency characteristics of BPF.

BPF: 4th order Tschebycheff, 9dB loss, bandwidth 850Hz to 2,5 kHz and 36,5 dB/oct roll-off. Its role is to pass the 1,2 kHz and 1,8 kHz signal and eliminate the out-of-band noise.





Fig. 9 LCR circuit equivalent to the SCF (LPF).




Fig. 10 Frequency characteristics of LPF.

LPF: 3rd order Tschebycheff, 8 dB loss,bandwidth DC to 750 Hz and 17,4 dB/oct roll-off.

Its role is to eliminate, spurious wich is created in the signal after the 48 bit Delay Detector Block of the μPD6302






Fig. 11 Error rate characteristics of µPD6302CA.



#### DESCRIPTION


µPD6302CA, µPD6302G a single-chip CMOS LSI, consists of a modulator and a demodulator with a frame code detection circuit included.

It is ideal as MODEM for MSK (Minimum Shift Keying) system personal radio, MCA and codeless telephone.

#### **FEATURES**

- · Incorporates SCF receiving filter circuit
- Incorporates frame code detecter, which reduces the software load of the controller
- Regenerated data can be transferred by serial interface of microconputer
- . Incorporates 307 kHz clock output for CPU
- Incorporates switching circuit to exchange voice signal for modulated data signal
- 5 V single power supply
- Low power consumption achieved by CMOS process
- . Compact 24-pin shrink DIP (Dual Inline Package) or 24-pin miniflat Package


## **BLOCK DIAGRAM**






#### PACKAGE DIMENSIONS (Unit: mm)


## μPD6302CA 24 PIN SHRINK DIP (300 mil)



## μPD6302G 24 PIN MINIFLAT



## CONNECTION DIAGRAM (Top view)



1 X1	OSC IN .	
2 X2	OSC OUT	
3 SME	MODULATION ENABLE (SE	NDING)
4 SMS	MODULATION SELECT (SE	NDING)
5 SCO	CLOCK OUT (SENDING)	
6 SDI	DATA IN (SENDING)	
7 CKD	SERIAL CLOCK DISENABLE	IN
8 SCK	SERIAL CLOCK OUT	
9 CKE	SERIAL CLOCK ENABLE OL	JT
10 RCK	CLOCK OUT (RECEIVING)	
11 DO	DATA OUT (RECEIVING)	
12 V <sub>DD</sub>	+5 V	
13 REF	REFERENCE OUT	
14 RCDI	CLOCK DEMODULATER IN	(RECEIVING)
15 RLFO	LOWPASS FILTER OUT	(RECEIVING)
16 RDDO	DELAY DETECTOR OUT	(RECEIVING)
17 RDDI	DELAY DETECTOR IN	(RECEIVING)
18 RBFO	BAND PASS FILTER OUT	(RECEIVING)
19 RAI	RECEIVED AUDIO IN	
20 V <sub>SS</sub>	GND	
21 SO	SENDING OUT	
22 SAI	SENT AUDIO IN	
23 CKO	CLOCK OUT	
24 TEST	TEST	



## ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Supply voltage  $V_{DD} - V_{SS}$  7.0 Input voltage  $V_{IN} - V_{SS}$  -0.3 to  $V_{DD}$  +0.3

Power consumption P<sub>D</sub> 350 mW

Operating temperature  $T_{\mbox{OPT}}$  =40 to +85 °C Storage temperature  $T_{\mbox{stg}}$  =55 to +125 °C

## RECOMMENDED OPERATING CONDITION (Ta = 25°)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V <sub>DD</sub>	4.5	5.0	5.5	V
Oscillation frequency	fosc		3.686 4		MHz
Received signal input level	VIN (RAI)	0.2	0.3	1.0	V <sub>p-p</sub>
Voice signal input level	VIN (SAI)		1	1.5	V <sub>p-p</sub>

## ELECTRICAL CHARACTERISTICS (Ta = 25°C, VDD = 5V)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Current consumption	<sup>l</sup> DD	2.5	4.2	5.5	mA	
High level input voltage	VIH	0		0.3 V <sub>DD</sub>	٧	(SME, SDI, TEST, CKD, SMS)
Low level input voltage	VIL	0.7 V <sub>DD</sub>		v <sub>DD</sub>	٧	(SME, SDI, TEST, CKD, SMS)
Input pull-down resistance	R <sub>IN</sub>	100	200	350	kΩ	(SME, SDI, TEST, CKD, SMS)
Input leak current	1 <sub>1</sub> H			+2	μΑ	V <sub>IN</sub> = 5 V (RCDI)
Input leak current	1 <sub>IL</sub>			-2	μА	VIN = 0 V (RCDI)
Input impedance	RIN	100	200	350	kΩ	(RDDI, SAI, RAI)
High level output voltage	V <sub>ОН</sub>	V <sub>DD</sub> - 1		v <sub>DD</sub>	V	I <sub>OH</sub> = 0.5 mA
Low level output voltage	v <sub>OL</sub>	0		1	v	I <sub>OL</sub> = -0.5 mA (RCK, DO, CKE, <del>SCK</del> , RDDO, CKO)
Sending output impedance	R <sub>SO</sub>			5	kΩ	
Voice input amplifier gain	A <sub>AF</sub>	-1.0	-0.3	+0.5	dB	
Sending output amplitude	v <sub>so</sub>	0.8	1.0	1.2	V <sub>p-p</sub>	
Oscillation feedback resistance	R <sub>fx</sub>	500	1 000	2 000	kΩ	

٧

٧




#### **EXPLANATION OF INPUT AND OUTPUT TERMINALS**

X1, X2	These terminals are for connection to a 3.686 4 MHz crystal.
SME (Note 1)	Controls whether or not the modulated data signal will be output to the sending output terminal (SO). The modulated data signal is output at "H" level, and 1/2 V <sub>DD</sub> DC Voltage is output at "L" level, in synch with the SCO clock (when the SMS terminal is "H").
SMS (Note 1)	Controls whether the voice signal or modulated data signal is output to the sending output terminal (SO). The voice signal from SAI is output at "L" level, and the internal modulated signal is output at "H" level.
sco	Clock output for transmitting demodulated data signal is applied from SDI in synch with this clock. (Frequency: 1.2 kHz)
SDI	Sending data inputs in synch with the SCO clock.
CKD	Serial interface control terminal stops serial clock output (SCK) when CKD is "H", and puts back the CKE terminal to "L" level.
SCK	Clock for serial interface output. This received clock output is controlled by the frame detection circuit; the clock output is started upon detection of frame pattern match, and stopped by an external CKD input signal.
CKE (Note 2)	Serial interface control output. This output is set to "H" level when frame pattern match is detected by the frame detection circuit. This output is reset by CKD input.
RCK	Outputs the regenerated clock (1.2 kHz) in synch with the received data signal.
DO	Outputs the received data signal in synch with the regenerated clock (RCK).
V <sub>DD</sub>	+5 V supply
REF	Outputs 1/2 V <sub>DD</sub> , the mid-point voltage of power supply.
RCDI	Bit synchronous circuit input. Normally, it directly inputs the RLFO output.
RLFO	Outputs low-pass SCF after delay detection.
RDDO	Control terminal of delay detector output level. Normally, it connects with REF terminal through a resistor (27 K $\Omega$ ).
RDDI	Delay detector input. Normally, RBFO output is applied this terminal through 0.47 $\mu$ F capacitor.
RBFO	Output of Band pass filter.
RAI	Band pass filter input. It inputs received signal.
v <sub>ss</sub>	Ground (0 V)
so	Sending signal output. It outputs the internal modulation signal (staircase/sine wave output, 1.2 or 1.8 kHz) or the voice signal input from SAI terminal.
SAI	Voice signal input terminal for outputting voice signal to the send output terminal (SO).
ско	Outputs clock to the external CPU. (Frequency: 307.2 kHz)
TEST	When this terminal is "H", each IC function can be tested. Normally, this terminal is open or connected to $V_{SS}$ (Ground).


(Note 1) SME and SMS truth table

	u 0		
SME	SMS	SW1	SW2
L	L	ON	OFF
L	Н	OFF	OFF
н	L	OFF	ON
Н	н	OFF	ON






#### SME, SMS Timing Diagram (Note 1)



Voice signal

 $T_S$ : Set-up time MIN. 10  $\mu$ s  $T_H$ : Hold time MIN. 10  $\mu$ s

## CKE Timing Diagram (Note 2)





#### **FUNCTION EXPLANATION**

μPD6302CA, μPD6302G can be functionally divided into modulator, demodulator, and frame detector.

#### DEMODULATOR


The MSK modulated wave input to RAI is passed through the internal BPF, where out-band noise is removed, and it is output to RBFO.

The signal from RBFO is input into RDDI and then passed through the 48-bit shift detector and LPF to be transformed to the logic level.

The transformed signal is output as the demodulated NRZ signal and regenerated clock by the bit synchronous circuit in synch with the internal clock.

#### MODULATOR

The NRZ signal input from SDI is transformed to 1.2 kHz sine wave at "H" level, and 1.8 kHz sine wave at "L" level by the modulator.



The modulated signal is output from SO, which is controlled by the SME and SMS terminal inputs. (Note 1)


#### FRAME DETECTOR

Frame pattern is detected from the NRZ signal demodulated by the demodulator. When the frame pattern is detected, the CKE terminal outputs "H" level signal, and the  $\overline{SCK}$  terminal outputs 1.2 kHz serial clock signal, until an "H" level signal is input into the CKD terminal. (Note 2)




#### **APPLICATION CIRCUIT**

#### 1. Interface with µPD7508



Note: SME and SMS can be controlled in the same port.

## 2. Serial interface of received data (frame detector circuit)



# μ**PD7720A** μ**PD77C20A** μ**PD77P20**



## **DIGITAL SIGNAL PROCESSOR**

## Mask-ROM

μPD7720AC (NMOS plastic) μPD7720AD (NMOS ceramic) μPD7720AL (NMOS PLCC)

μPD77C20AC (CMOS plastic) μPD77C20AD (CMOS ceramic) μPD77C20AL (CMOS PLCC)

UV-EPROM μPD77P20D (NMOS cerdip)





### Description


The  $\mu$ PD7720A and  $\mu$ PD77P20, two signal processing interface (SPI) chips that are functionally the same, are advanced architecture microcomputers optimized for signal processing algorithms. Their speed and flexibility allow these SPIs to efficiently implement signal processing functions in a wide range of environments and applications.

The  $\mu$ PD7720A, a revision of the  $\mu$ PD7720, the original mask ROM chip, uses a third less power than the  $\mu$ PD7720. The  $\mu$ PD77P20 is an ultraviolet erasable and electrically programmable (EPROM) version of the μPD7720A. Program and data ROM, masked for the µPD7720A, are implemented in EPROM for the  $\mu$ PD77P20. The  $\mu$ PD77P20 is useful in prototype applications or in systems where product quantities are insufficient for masked ROM development. Since the inception of µPD7720 and its companion EPROM version, µPD77P20, there have been several mask revisions to improve either/both manufacturability and/or function. A µPD77P20 must always be used to verify function of a user's system before submitting ROM code for µPD7720A, but certain early versions of  $\mu$ PD77P20 must not be used for final verification. Please refer to the section on  $\mu$ PD77P20 for details.

#### **Features**

- ☐ Fast instruction execution—250 ns
- ☐ 16-bit data word
- Multi-operation instructions for optimizing program execution
- ☐ Large memory capabilities:
  - Program ROM (512 x 23 bits)
  - Data ROM (510 x 13 bits)
  - Data RAM (128 x 16 bits)
- ☐ Fast (250 ns) 16-bit multiplier (31 bits)
- □ Dual accumulators
- $\hfill \square$  Four-level subroutine stack for program efficiency
- ☐ Multiple I/O capabilities:
- Serial
  - Parallel
  - DMA
- $\hfill\square$  Compatible with most microprocessors, including:
- $-\mu PD8080$ 
  - $-\mu PD8085$
  - $-\mu PD8086$
- μPD780 (Z80®)
- ☐ Power supply +5 V☐ NMOS technology
- ☐ Extended temperature versions available.
- Z80 is a registered trademark of Zilog Corporation.

## **Pin Configuration**



## **Applications**

- □ Digital filtering□ High-speed data modems
- ☐ Fast Fourier transforms (FFT)
- ☐ Speech synthesis and analysis
- ☐ Dual-tone multi-frequency (DTMF)☐ Equalizers
- ☐ Adaptive control
- □ Numerical processing

#### **Performance Benchmarks**

- $\square$  Second order digital filter (biquad): 2.25  $\mu$ s
- $\square$   $\mu$ /A law to linear conversion: 0.50  $\mu$ s
- ☐ FFT, 32-point complex: 0.7 ms 64-point complex: 1.6 ms

## Ordering Information

- 1			Normal		
Part Number	Package Type	Max Frequency of Operation	Temperature Range		
μPD7720AD	28-Pin ceramic DIP	8.33 MHz	-10°C to 70°C		
μPD7720AC	28-Pin plastic DIO	8.33 MHz	-10°C to 70°C		
μPD7720AL	44-Pin PLCC	8,33 MHz	-10°C to 70°C		
μPD77C20AD	28-Pin ceramic	8,33 MHz	-40°C to 85°C		
μPD77C20AC	28-Pin plastic	8,33 MHz	-40°C to 85°C		
"PD77C20AL	44-Pin PLCC	8,33 MHz	-40°C to 85°C		
"PD77P20D	28-Pin cerdip	8.196 MHz	-10°C to 70°C		



## Pin Identification

No.	Symbol	Function					
1	NC/V <sub>PP</sub>	No connection (µPD7720A, 77C20A)/ Programming voltage (µPD77P20)					
2	DACK	DMA request acknowledge input					
3	DRQ	DMA request output					
4, 5	P <sub>0</sub> , P <sub>1</sub>	General purpose output control lines					
6-13	D <sub>0</sub> -D <sub>7</sub>	Three-state I/O data bus					
14	GND	Ground					
15	CLK	Single phase master clock input					
16	RST	Reset input					
17	INT	Interrupt input					
18	SCK	Serial data I/O clock input					
19	SIEN	Serial input enable input					
20	SOEN	Serial output enable input					
21	SI	Serial data input					
22	S0	Three-state serial data output					
23	SORQ	Serial data output request					
24	WR	Write control signal input					
25	RD	Read control signal input					
26	CS	Chip select input					
27	Α <sub>0</sub>	Status/data register select input					
28	V <sub>CC</sub>	+5 V power supply					

#### Pin Functions

#### NC/Vpp

This pin is not internally connected in the  $\mu$ PD7720. In the  $\mu$ PD77P20, this pin inputs the programming voltage (V<sub>PP</sub>) when the part is being programmed.

This pin must be connected for proper  $\mu$ PD77P20 operation. Consult the section on the  $\mu$ PD77P20 for details.

## DACK [DMA Request Acknowledge]

This input indicates to the  $\mu PD7720$  that the data bus is ready for a DMA transfer (DACK = CS AND  $A_0=0)$ 

#### **DRQ [DMA Request]**

This output signals that the  $\mu PD7720$  is requesting a data transfer on the data bus.

## Po, P1

These pins are general purpose output control lines.

## Do-D7 [Data Bus]

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

#### GND

This is the connection to ground.

#### CLK

This is the single-phase master clock input.

## RST [Reset]

This input initializes the  $\mu PD7720$  internal logic and sets the PC to 0.

## INT [Interrupt]

A low to high transition on this pin executes a call instruction to location 100H, if interrupts were previously enabled.

## SCK [Serial Data I/O Clock]

When this input is high, a serial data bit is transferred.

## SIEN [Serial Input Enable]

This input enables the shift clock to the serial input register.

## SOEN [Serial Output Enable]

This input enables the shift clock to the serial output register.

#### SI [Serial Data Input]

This pin inputs 8- or 16-bit serial data words from an external device such as an A/D converter.

## SO [Serial Data Output]

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

#### SORQ [Serial Data Output Request]

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8- or 16-bit word has been transferred.

#### WR [Write Control Signal]

This input writes data from the data port into the data register.



## RD [Read Control Signal]

This input latches data from the data or status register to the data port where it is read by an external device.

## CS [Chip Select]

This input enables data transfer through the data port with  $\overline{RD}$  or  $\overline{WR}$ .

#### A<sub>0</sub> [Status Data Register Select]

This input selects data register for read/write (low) or status register for read (high).

## V<sub>CC</sub> [Power Supply]

This pin is the +5 V power supply.


#### **Functional Description**

The primary bus (which is unshaded in the block diagram) makes a data path between all of the registers (including 1/O), memory, and processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers K and L can be loaded not only from the IDB but alternatively (via buses which are

darkened in the block diagram) directly from RAM to the K register and directly from data ROM to the L register. Output from the multiplier in the M and N registers is typically added (via buses that are shaded in the block diagram) to either accumulator A or B as part of a multi-operation instruction.

Fabricated in high speed NMOS, the µPD7720A SPI is a complete 16-bit microcomputer on a single chip. ROM space provides program and coefficient storage; the on-chip RAM may be used for temporary data, coefficients, and results. A 16-bit arithmetic/logic unit (ALU) and a separate 16 x 16-bit fully parallel multiplier provide computational power. This combination allows the implementation of a "sum of products" operation in a single 250 ns instruction cycle. In addition, each arithmetic instruction allows a number of data movement operations to further increase throughput. Two serial I/O ports interface to codecs and other serially-oriented devices, while a parallel port provides both data and status information to conventional microprocessors. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a stand-alone microcomputer.

## **Block Diagram**





#### Memory

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The 512 x 23-bit words of instruction ROM are addressed by a 9-bit program counter which can be modified by an external reset, interrupt, call, jump, or return instruction.

The data ROM is organized in 510 x 13-bit words which are addressed through a 9-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for your processing needs. Do not use data ROM locations 0 and 1 in the  $\mu$ PD7720A, where these locations are reserved for storage of test pattern data. (When submitting code for  $\mu$ PD7720A, these locations should be set to 0). Note that  $\mu$ PD77720 allows use of these locations, but using them is not advised

The data RAM is 128 x 16-bit words and is addressed through a 7-bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

## **Arithmetic Capabilities**

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

#### ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

## Accumulators [ACCA/ACCB]

Associated with the ALU are two 16-bit accumulators, each with its own set of flags, which are updated at the

end of each arithmetic instruction (except NOP). Table 1 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the SPI incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

Table 1. ACC A/B Flag Registers

Flag A	SA1	SA0	CA	ZA	0VA1	0VA0
Flag B	SB1	SB0	CB	ZB	0VB1	0VB0

### Sign Register [SGN]

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator B, but flags SB1, SB0, CB, ZB, OVB1 and OVB0 are affected by accumulator B arithmetic operations.

#### Multiplier

Thirty-one bit results are developed by a 16 x 16-bit two's complement multiplier in 250 ns. The result is automatically latched to two 16-bit register M&N (sign and 15 higher bits in M, 15 lower bits in N; LSB in N is zero) at the end of each instruction cycle. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

#### Stack

The SPI contains a 4-level program stack for efficient program usage and interrupt handling.

## Interrupt

The SPI supports a single-level interrupt. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The EI bit of the status register automatically resets to 0, disabling the interrupt facility until it is reenabled under program control.



## Input/Output

#### General

The NEC SPI has three communication ports, as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general purpose 2-line output port rounds out a full complement of interface capability.

#### Serial I/O

The two shift registers (SI, SO) are software-configurable to single or double byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the SPI and serial peripherals such as A/D and D/A converters, codecs, or other SPIs. Figure 2 shows serial I/O timing

Figure 1.  $\mu$ PD7720A/ $\mu$ PD7720 Communication Ports





Figure 2. Serial I/O Timing





#### Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status, as shown in table 2. Data transfer is handled through a 16-bit data register (DR) that is software-configurable for double or single byte data transfers. The port is ideally suited for operating with 8080, 8085, and 8086 processor buses and may be used with other processors and computer systems.

Table 2. Parallel R/W Operation

		, a								
CS	Ao	WR	RD	Operation						
1 X	X	X 1	X 1	No effect on internal operation. D <sub>0</sub> -D <sub>7</sub> are at high impedance levels.						
0	0	0	1	Data from D <sub>0</sub> -D <sub>7</sub> is latched to DR (Note 1)						
0	0	1	0	Contents of DR are output to D <sub>0</sub> -D <sub>7</sub> (Note 1)						
0	1	0	1	Illegal (SR is read only)						
0	1	1	0	Eight MSBs of SR are output to D <sub>0</sub> -D <sub>7</sub>						
0	Х	0	0	Illegal (May not read and write simultaneously)						

#### Note:

(1) Eight MSBs or 8 LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of  $\overline{DACK}$  = 0 is equivalent to  $A_0 = CS = 0$ .

#### **DMA Mode Option**

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and DACK. DMA mode allows high speed transfers and reduced processor overhead. When in DMA mode, DACK input resets DRQ output when data transfer is completed. DACK does not affect any status register bit or flag bit.

#### Status Register

The status register, shown in figure 3, is a 16-bit register in which the eight most significant bits may be read by the system's microprocessor for the latest parallel data I/O status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the SPI's load immediate (LDI) or move (MOV) instructions. The EI bit is automatically reset when an interrupt is serviced.

Figure 3. Status Register (SR)

MSB															LS
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ROM	USF1	USF0	DRS	DMA	DRC	soc	SIC	El	0	0	0	0	0	P1	PO

Table 3. Status Register Flags

Flag	Description
RQM (Request for Master)	A read or write from DR to IDB sets RQM = 1. An external read (write) resets RQM = 0.
USF1 and USF0 (User Flags 1 and 0)	General purpose flags which may be read by an external processor for user-defined signaling
DRS (DR Status)	For 16-bit DR transfers (DRC = 0). DRS = 1 after first 8 bits have been transferred. DRS = 0 after all 16 bits have been transferred.
DMA (DMA Enable)	DMA = 0 (Non-DMA transfer mode) DMA = 1 (DMA transfer mode)
DRC (DR control)	DRC = 0 (16-bit mode) DRC = 1 (8-bit mode)
SOC (SO Control)	SOC = 0 (16-bit mode) SOC = 1 (8-bit mode)
SIC (SI Control)	SIC = 0 (16-bit mode) SIC = 1 (8-bit mode)
El (Enable Interrupt)	EI = 0 (interrupts disabled) EI = 1 (interrupts enabled)
P1, P0 (Ports 0 and 1)	PO and P1 directly control the state of output pins P <sub>0</sub> and P <sub>1</sub>

## Instructions

The SPI has three types of instructions. Each of the three types take the form of a 23-bit word, and each executes in 250 ns.

## Instruction Timing

To control the execution of instructions, the external 8 MHz clock is divided into four phases for internal execution. The various elements of the 23-bit instruction word are executed in a set order. Multiplication automatically begins first. Also, data moves from source to destination before other elements of the instruction. Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes a NOP, as the data move supersedes the ALU operation.

Pointer modifications occur at the end of the instruction cycle — after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.



An assembly language 'OP' instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 23-bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding the SPI's operation and to eliminate confusion, write assembly code in the order described; that is: data move, ALU operations, data pointer modifications, then return.

## **OP/RT Instruction Field Specification**

Figure 4 illustrates the OP/RT instruction field specification. There are two instructions of this type, both of which are capable of executing all ALU functions listed in table 5. The ALU functions operate on the value specified by the P-select field (see table 4).

Besides the arithmetic functions, these instructions can also (1) modify the RAM data pointer DP; (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register (the possible source and destination registers are listed in tables 10 and 11, respectively). The difference in the two instructions of this type is that RT executes a subroutine or interrupt return at the end of the instruction cycle, but the OP does not. Tables 6, 7, 8, and 9 show the ASL, DPL, DPH and RPDCR fields, respectively.

Figure 4. OP/RT Instruction Field

	22 2	20 19	18 17 16 15	14	13 12	11 10 9	8	7654	3 2 1 0		
ОР	0 0	p. Select	ALU	A S L	DPL	DP <sub>H</sub> -M	P D C	SRC	DST		
RT	0 1		Same as OP instruction								

Table 4. P-Select Field

Mnemonic	-20 -15		ALU Input		
RAM			RAM		
IDB	0	1	Internal Data Bus (Note 1)		
M	1	0	M Register		
N	1	1	N Register		

#### Note

(1) Any value on the on-chip data bus. Value may be selected from any of the registers listed in table 6 source register selections.

Table 5. ALU Field

Mnemonic	D <sub>18</sub>	017	D <sub>16</sub>	D <sub>15</sub>	ALU Function	SA1 SB1	SAO SBO	CA CB	ZA ZB	OVA1	OVAD OVAD
NOP	0	0	0	0	No operation	_	_		_		
OR	0	0	0	1	OR	X	Δ	0	Δ	0	0
AND	0	0	1	0	AND	X	Δ	0	Δ	0	0
XOR	0	0	1	. 1	Exclusive OR	х	Δ	0	Δ	0	0
SUB	0	1	0	0	Subtract	Δ	Δ	Δ	Δ	Δ	Δ
ADD	0	- 1 -	0	1	ADD	Δ	Δ	Δ	Δ	Δ	Δ
SBB	0	1	1	0	Subtract with borrow	Δ	Δ	Δ	Δ	Δ	Δ
ADC	0	1	1	1	Add with carry	Δ	Δ	Δ	Δ	Δ	Δ
DEC	1	0	0	0	Decrement ACC	Δ	Δ	Δ	Δ	Δ	Δ
INC	1	0	0	1	Increment ACC	Δ	Δ	Δ	Δ	Δ	Δ
CMP	1	0	1	0	Complement ACC (one's complement)	X	Δ	0	Δ	0	0
SHR1	1	0	1	1	1-Bit right shift	X	Δ	Δ	Δ	0	0
SHL1	1	1	0	0	1-Bit left shift	X	Δ	Δ	Δ	0	0
SHL2	1	1	0	1	2-Bit left shift	X	Δ	0	Δ	0	0
SHL4	1	1	1	0	4-Bit left shift	Х	Δ	0	Δ	0	0
XCHG	1	1	1	1	8-Bit exchange	Х	Δ	0	Δ	0	0

#### Note

- △ May be affected, depending on the results
- Previous status can be held
- 0 Reset
- x Indefinite



Table 6. ASL Field

Mnemonic	D <sub>14</sub>	ACC Selection
ACCA	0	ACCA
ACCB	1	ACCB

Table 7. DPL Field

Mnemonic	013	012	Low DP Modify (DP3-DP0)
DPNOP	0	0	No operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

Table 8. DPH Field

Mnemonic	011	B <sub>10</sub>	09	High DP Modify
M0	0	0	0	Exclusive OR of DPH (DP6-DP4) with
M1	0	0	1	the mask defined by the three bits (D <sub>11</sub> -D <sub>9</sub> ) of the DPH field
M2	0	1	0	
M3	0	1	1	•
M4	1	0	0	
M5	1	0	1	-
M6	1	1	0	
M7	1	1	1	

Table 9. RPDCR Field

Mnemonic	D <sub>8</sub>	RP Operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

Table 10. SRC Field

Mnemonic	07	D <sub>6</sub>	D <sub>5</sub>	D4	Source Register
NON	0	0	0	0	No register
A	0	0	0	1	ACCA (Accumulator A)
В	0	0	1	0	ACCB (Accumulator B)
TR	0	0	1	1	TR temporary register
DP	0	1	0	0	DP data pointer
RP	0	1	. 0	1	RP ROM pointer
R0	0	1	1	0	RO ROM output data
SGN	0	- 1	1	1	SGN sign register

Table 10. SRC Field (cont)

Mnemonic	07	De	05	B <sub>4</sub>	Source Register	
DR	1	0	0	0	DR data register	
DRNF	1.	0	0	1	DR no flag (Note 1)	
SR	1	0	1	0	SR status register	
SIM	1	0	1	1	SI serial in MSB (Note 2)	
SIL	1	1	0	0	SI serial in LSB (Note 3)	
K	1	1	0	1	K register	
L	1	1	1	0	L register	
MEM	1	1	1	1 1	RAM	

#### Note:

- (1) DR to IDB, RQM not set. In DMA, DRQ not set.
- (2) First bit in goes to MSB, last bit to LSB.
- (3) First bit goes to LSB, last bit to MSB (bit reversed).

Table 11. DST Field

Mnemonic	D <sub>3</sub>	02	D <sub>1</sub>	D <sub>O</sub>	Destination Register
@NON	0	0	0	0	No register
@A	0	0	0	1	ACCA (Accumulator A)
@B	0	0	1	0	ACCB (Accumulator B)
@TR	0	0	1	1	TR temporary register
@DP	0	1	0	0	DP data pointer
@RP	0	1	0	1	RP ROM pointer
@DR	0	1	1	0	DR data register
@SR	0	1	1	1	SR status register
@S0L	1	0	0	0	SO serial out LSB (Note 1)
@SOM	1	0	0	1	SO serial out MSB (Note 2)
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	IDB → K, ROM → L (Note 3)
@KLM	1	1	0	0	Hi RAM → K, IDB → L (Note 4)
@L	1	1	0	1	L (Mult)
@NON	1	1	1	0	No register
@MEM	1	1	1	1	RAM

#### Note:

- (1) LSB is first bit out.
- (2) MSB is first bit out.
- (3) Internal data bus to K, and ROM to L register.
- (4) Contents of RAM address specified by  $\rm DP_6=1$ , is placed in K register, IDB is placed in L (that is, 1, DP<sub>5</sub>, DP<sub>4</sub> DP<sub>3</sub>-DP<sub>0</sub>).



## Jump/Call/Branch

Figure 5 shows the JP instruction field specification.

Three types of program counter modifications are accommodated by the processor and are listed in table 12. All the instructions, if unconditional or if the specified condition is true, take their next program execution address from the next address field (NA); otherwise PC = PC  $\pm$  1.

Table 12. BRCH Field

D <sub>20</sub>	D <sub>19</sub>	D <sub>18</sub>	Branch Instruction	
1	0	0	Unconditional jump	
1	0	1	Subroutine call	
0	1	0	Conditional jump	

For the conditional jump instruction, the condition field specifies the jump condition. Table 13 lists all the instruction mnemonics of the jump/call/branch codes.

## Load Data [LDI]

Figure 6 shows the LD instruction field specification.

The load data instruction will take the 16-bit value contained in the immediate data field (ID) and place it in the location specified by the destination field (DST) (see table 11).

Figure 5. JP Instruction Field Specification




Figure 6. LD Instruction Field Specification




Table 13. BRCH/CND Fields

Mnemonic	D <sub>20</sub>	D <sub>19</sub>	D <sub>18</sub>	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	013	Conditions (Note 1)
JMP	1	0	0	0	0	0	0	0	No condition
CALL	1	0	1	0	0	0	0	0	No condition
JNCA	0	1	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	CA = 1
JNCB	0	1	0	0	0	0	1	0	CB = 1
JCB	0	. 1	0	0	0	0	1	1	CB = 1
JNZA	0	1	0	0	0	1	0	0	ZA == 0
JZA	0	1	0	0	0	1	0	1	ZA = 1
JNZB	0	1	0	0	0	1	1	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	ZB = 1
JNOVAO	0	1	0	0	1	0	0	0	0VA0 = 0
JOVA0	0	1	0	0	1	0	0	1	0VA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	0VB0 = 0
JOVB0	0	1	0	0	1	0	1	1	0VB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	0VA1 = 0
J0VA1	0	. 1	0	0	- 1	1	0	- 1	0VA1 = 1
JN0VB1	0	1	0	0	1	1	1	0	0VB1 = 0
JOVB1	0	1	0	0	1	1	1	1	0VB1 = 1
JNSA0	0	1	0	1	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0	1	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	- 1	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	DPL = 0
JDPLF	0	1	0	1	1	0	0	1	DPL = FH
JNSIAK	0	1	0	1	1	0	1	0	SI ACK == 0
JSIAK	0	1	0	1	1	0	1	1	SI ACK = 1
JNSOAK	0	1	0	1	1	1	0	0	SO ACK = 0
JS0AK	0	1	0	1	1	1	0	1	S0 ACK = 1
JNRQM	0	1	0	1	1	1	1	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1.	RQM = 1

#### Note:

(1) BRCH or CND values not in this table are prohibited.



## μPD7720A, μPD77P20

## **Absolute Maximum Ratings**

Supply voltage, V <sub>CC</sub> (7720A)	-0.5 to +7.0 V
Supply voltage, V <sub>CC</sub> (77P20)	-0.3 to +7.0 V
Programming voltage, V <sub>PP</sub> (77P20 only)	-0.3 to +22 V
Input voltage, V <sub>I</sub> (7720A)	-0.5 to +7.0 V
Input voltage, V <sub>1</sub> (77P20)	0.3 to +7.0 V
Output voltage, V <sub>0</sub> (7720A)	-0.5 to +7.0 V
Output voltage, V <sub>0</sub> (77P20)	-0.3 V to +7.0 V
Operating temperature, T <sub>OPT</sub>	-10°C to +70°C
Storage temperature, T <sub>STG</sub>	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $T_A = -10\,^{\circ}\text{C}$  to +70  $^{\circ}\text{C}$ ,  $V_{CC} = +5$  V  $\pm 5\%$ 

		Limits				Test
Parameter	Symbol	Min	Тур	Max	Unit	
Input low voltage	VIL	-0.5		0.8	٧	
Input high voltage	VIH	2.0		$V_{CC} + 0.5$	٧	
CLK low voltage	$V_{\phi L}$	-0.5		0.45	٧	
CLK high voltage	V <sub>Ø</sub> H	3.5		$V_{CC} + 0.5$	٧	
Output low voltage	V <sub>OL</sub>			0.45	٧	$I_{OL} = 2.0 \text{ mA}$
Output high voltage	V <sub>OH</sub>	2.4			٧	$I_{OH} = -400 \mu\text{A}$
Input load current	ILIL			-10	μΑ	$V_{IN} = 0 V$
Input load current	LIH			10	μΑ	$v_{\text{IN}} = v_{\text{CC}}$
Output float leakage	ILOL			-10	μΑ	$V_{OUT} = 0.47 \text{ V}$
Output float leakage	ILOH			10	μΑ	$\mathbf{v}_{\text{OUT}} = \mathbf{v}_{\text{CC}}$
Power supply current (7720A)	Icc		120	170	mΑ	
Power supply current (77P20)	Icc		270	350	mA	
V <sub>PP</sub> current (77P20 only)	lpp			70	mA	Program mode max pulse current (Note 1
		0.5		3.0	mΑ	Program verify, inhibit (Note 2)

#### Note

(1)  $V_{PP} = 21 \pm 0.5 \text{ V}$ 

(2) For K-level parts, V<sub>PP</sub> max = (V<sub>CC</sub> -0.6 V) + 0.25 V V<sub>PP</sub> min = (V<sub>CC</sub> -0.6 V) -0.25 V For all other step levels: V<sub>PP</sub> max = V<sub>CC</sub> + 0.25 V V<sub>PP</sub> min = V<sub>CC</sub> -0.85 V

## Capacitance

and the second place	ega i sa	Lin	nits		Test
Parameter	Symbol	Min	Max	Unit	Conditions
CLK, SCK capacitance	Сф		20	рF	f <sub>C</sub> = 1 MHz
Input pin capacitance	CIN		10	pF	
Output pin capacitance	Cour		20	pF	

#### **AC Characteristics**

 $T_A = -10$  °C to +70 °C,  $V_{CC} = +5$  V ±5%

		Lim	its			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time uPD7720A	<b>Ф</b> СҮ	120		2000	ns	(Note 1)
CLK cycle time µPD77P20	<b>₽</b> CY	122		2000	ns	(Note 1)
CLK pulse width	<b>Φ</b> D	60			ns	(Note 4)
CLK rise time	ΦR			10	ns	(Note 1)
CLK fall time	ΦF			10	ns	(Note 1)
Address setup time for RD	t <sub>AR</sub>	0			ns	
Address hold time for RD	t <sub>RA</sub>	0			ns	
RD pulse width	t <sub>RR</sub>	250			ns	
Data delay from RD	t <sub>RD</sub>			150	ns	C <sub>L</sub> = 100 pF
Read to data floating	tDF	10		100	ns	C <sub>L</sub> = 100 pF
Address <u>set</u> up time for WR	taw	0			ns	
Address hold time for WR	twa	0			ns	
WR pulse width	tww	250			ns	
Data setup time for WR	t <sub>DW</sub>	150			ns	
Data hold time for WR	t <sub>WD</sub>	0			ns	
RD, WR, recovery time	t <sub>RV</sub>	250			ns	(Note 2)
DRQ delay	t <sub>AM</sub>			150	ns	
DACK delay time	tDACK	1			φD	(Note 2)
DACK pulse width	t <sub>DD</sub>	250		2000	μS	μP7720A
		250		50000	μS	μPD77P20
SCK cycle time	tscy	480		DC	ns	
SCK pulse width	tsck	230			ns	
SCK rise/fall time	tRSC/tFSC	:		20	ns	
SORQ delay	tora	30		150	ns	C <sub>L</sub> = 100 pF
SOEN setup time	tsoc	50			ns	
SOEN hold time	t <sub>CSO</sub>	30			ns	



## μΡD7720A, μΡD77P20

## **AC Characteristics (cont)**

 $T_A = -10$  °C to +70 °C,  $V_{CC} = +5$  V  $\pm 5$ %

		Lim	its			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
SO delay from SCK = low	†DCK			150	ns	
SO delay from SCK before 1st bit (Note 3)	t <sub>DZRQ</sub>	20		300	ns	(Note 2)
SO delay from SCK	tozsc	20		300	ns	(Note 2)
SO delay for SOEN	tDZE	20		180	ns	(Note 2)
SOEN to SO floating	tHZE	20		200	ns	(Note 2)
SCK to SO floating with SORQ high	tHZSC	20		300	ns	(Note 2)
SO delay from SCK for last bit	†HZRQ	70		300	ns	(Note 2)
SIEN, SI setup time	t <sub>DC</sub>	55			ns	(Note 2)
SIEN, SI hold time	tcp	30			ns	
P <sub>0</sub> , P <sub>1</sub> delay	t <sub>DP</sub>			ΦCY +150	ns	
RST pulse width	t <sub>RST</sub>	4			<b> </b>	
INT pulse width	t <sub>INT</sub>	8			ФСҮ	

#### Notes:


- (1) Voltage at timing measuring point: 1.0 V and 3.0 V.
- (2) Voltage at AC timing measuring point:

$$V_{IL} = V_{OL} = 0.8 \text{ V}$$
  
 $V_{IH} = V_{OH} = 2.0 \text{ V}$ 


- (3) SO goes out of tristate, but data is not valid yet.
- (4) Pulse width includes CLK rise and fall times. Refer to Clock Timing Waveform.

## **Timing Waveforms**

## Input Waveform of AC Test (except CLK)




## Clock




## Timing Waveforms (cont)


## **Read Operation**




#### Write Operation




#### DMA Operation




#### 16 Bit Transfer Mode



## Port Output



## Reset





#### Timing Waveforms (cont)

#### Interrupt



#### **Serial Timing**

Figure 7 shows serial output timing when SOEN is asserted in response to SORQ when SCK is low. If SOEN is held inactive until after SORQ is asserted, and then SOEN is asserted while SCK is low (SOEN should be held inactive until the period of toso, after the falling edge of SCK), SO will become active but not valid t<sub>DZSC</sub> after the next rising edge of SCK. SO will become valid with the first bit tDCK after the next falling edge of SCK, for use by an external device at the subsequent rising edge of SCK. Subsequent bits will be shifted out tDCK after subsequent falling edges of SCK, for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern, and will be held valid the corresponding rising edge of SCK at which it is to be used. SORQ will be held tong after this same rising edge of SCK, then removed. SOEN should be released at least t<sub>SOC</sub> before the next falling edge of SCK.

Figure 8 shows timing for serial output when SOEN is asserted in response to SORQ when SCK is high. If SOEN is held inactive until after SORQ is asserted, and then SOEN is asserted while SCK is high (at least tsOC before the falling edge of SCK), SO will become active but not valid tDZE after the falling edge of SOEN. SO will become valid tDCK after the falling edge of SCK, for use by an external device at the subsequent rising edge of SCK. Note that, although figure 8 shows SOEN being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK, as long as SOEN is still asserted tsOC before the falling edge of SCK. The timing for the second through the last bits is identical to the timing shown in figure 7.

Figure 9 shows output timing when SOEN is active before SORQ is high. If SOEN is held active before SORQ is high, data will be shifted out whenever it

becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise  $t_{DRQ}$  after a rising edge of SCK. SO will become active (but not valid yet)  $t_{DZRQ}$  after the same rising edge of SCK. The first valid SO bit occur  $t_{DCK}$  after the next falling edge of SCK, for use by an external device at the subsequent rising edge of SCK. Subsequent bits will be shifted out  $t_{DCK}$  after subsequent falling edges of SCK, for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern, and will be held valid  $t_{HZRQ}$  after the corresponding rising edge of SCK at which it is to be used. SORQ will be held  $t_{DRQ}$  after this same rising edge of SCK, then removed.

Avoid releasing SOEN in the middle of a transfer (that is, before the last bit is shifted out), since this will stop the output shift operation, and, when SOEN is again asserted, the remainder of the transfer will be shifted out before the next transfer can begin. The next transfer will begin immediately without any indication of the byte/word boundary. If SOEN is released while SCK is high, as shown in figure 10, at least t<sub>SOC</sub> before the falling edge of SCK, then SO will go inactive t<sub>HZE</sub> after SOEN is released (which may be before or after the falling edge of SCK).

If  $\overline{SOEN}$  is released while SCK is low, as in figure 11, at least  $t_{CSO}$  after the falling edge of SCK, then the next bit will be shifted out  $t_{DCK}$  after the falling edge of SCK for use at the subsequent rising edge of SCK. SO will then go inactive  $t_{HZSC}$  after this rising edge of SCK.

#### Note:

For all its uses,  $\overline{SOEN}$  must not change state within  $t_{SOC}$  before or  $t_{CSO}$  after the falling edge of SCK; otherwise, the results will be indeterminate

Serial input timing, shown in figure 12, is much simpler than serial output timing. Data bits are shifted in on the rising edge of SCK if  $\overline{SIEN}$  is asserted. Both  $\overline{SIEN}$  and  $\overline{SIEN}$  and  $\overline{SIEN}$  and  $\overline{SIEN}$  are rising edge of SCK; otherwise the results will be indeterminate.

Figure 13 shows serial timing of cascaded SPIs with a common SCK. SO from the first SPI equals SI of the second, and the first SPI's SORQ inverts to become SIEN of the second. SOEN of the first SPI is always asserted.



Figure 7. Serial Output Case #1: SOEN Asserted in Response to SORQ when SCK is Low




Figure 8. Serial Output Case #2: SOEN Asserted in Response to SORQ when SCK is High




Figure 9. Serial Output Case #3: SOEN Active before SORQ is High




Figure 10. Serial Output Case #4A: If SOEN is Released in the Middle of a Transfer During SCK High




Figure 11. Serial Output Case #4B: If SOEN is Released in the Middle of a Transfer During SCK Low.




Figure 12. Serial Input





Figure 13. Serial Timing Example





When cascading two SPIs in the described configuration, most of the timing involved is directly copied from the case of serial output with SOEN always enabled (figure 13). It must be shown that the results will be suitable for the serial input timing of the second SPI.

(1) SORQ (1) rises t<sub>DRO</sub> after a rising edge of SCK, and it is inverted (inverter has t<sub>PHL</sub> delay time) to become SIEN (2), which must be stable t<sub>DC</sub> before the next rising edge of SCK. It also must not change until t<sub>CD</sub> after this first rising edge of SCK, as shown by case 2 in figure 8.

```
\begin{split} t_{DRO}(\text{max}) + t_{PHL} + t_{DC}(\text{min}) &\leq t_{SCY}(\text{min}) \\ t_{PHL}(\text{max}) &\leq t_{SCY}(\text{min}) - t_{DC}(\text{min}) - t_{DRO}(\text{max}) \\ &\leq 480 - 55 - 150 \\ &\leq 275 \text{ nsec} - \text{readily achieved by 74LS14}, \\ \text{for example} \end{split}
```

(2) SORQ (1) is released t<sub>DRQ</sub> after the last useful rising edge of SCK, and is inverted (inverter has t<sub>PHL</sub> delay time) to become SIEN (2), which must remain stable t<sub>CD</sub> after the rising edge of SCK.

```
\begin{split} t_{DRQ}(\text{min}) + t_{PLH}(\text{min}) &\geq t_{CD}(\text{min}) \\ t_{PLH}(\text{min}) &\geq t_{CD}(\text{min}) - t_{DRQ}(\text{min}) \\ &\geq 30 - 30 \\ &\geq 0 - \text{no problem, assuming} \\ &\qquad \qquad \text{causality} \end{split}
```

#### Note:

This also shows  $t_{PHL}(min) \ge 0$  for the rising edge of SORQ.

(3) SO (1) is valid t<sub>DCK</sub> after a falling edge of SCK; since it becomes SI (2), it must be valid t<sub>DC</sub> before the next rising edge of SCK.

```
t_{DCK}(max) + t_{DC}(min) \le t_{SCK}(min)
150 + 55 \le 230
205 \le 230—this condition is satisfied
```

(4) SO (1) remains valid t<sub>HZRQ</sub> after the last useful rising edge of SCK; since it becomes SI (2), it must remain valid t<sub>CD</sub> after this rising edge of SCK.

```
t_{HZRQ}(min) \ge t_{CD}(min)

70 \ge 30—this condition is satisfied
```

#### Note:

The above calculations may need to be adjusted for rise and fall times, since  $t_{SCY}$  and  $t_{SCK}$  are measured for midpoints of wave slopes.

## μPD77P20 UV Erasable EPROM Version

#### **Function**

The  $\mu$ PD77P20 operates from a single +5 V power supply and can accordingly be used in any  $\mu$ PD7720A masked ROM application.

#### Use of Evakit-7720

The following sections describe electrical conditions that are required for programming the  $\mu\text{PD77P20}$ . However, the Evakit-7720, NEC's hardware emulator development tool for the  $\mu\text{PD7720A}/\mu\text{PD77P20}$ , meets the electrical and timing specifications presented below. When the Evakit-7720 is used for programming  $\mu\text{PD77P20}$ , all data transfers and formatting are handled automatically by Evakit's monitor program. Please refer to the Evakit-7720(B) User's Manual for programing procedures.

The information presented below in the sections on Configuration, Operation, and Programming (and the various subsections) is required only for users who do NOT intend to use an Evakit to program the µPD77P20.

## Configuration

Data transfer for programming and reading the internal ROM is partitioned into three bytes for each 23-bit wide instruction location and into two bytes for each 13-bit wide data location. Partitioning of data transfer into and out of the data port is shown in figure 14.

#### Instruction ROM

The instruction ROM data is transferred through the data port as a high byte, middle byte, and low byte as shown in figure 15. Bit 7 of the middle byte should be assigned a value of zero. Data is presented to the data port in a bit-reversed format. The LSB through the MSB of an instruction ROM byte is applied to the MSB through the LSB of the data port, respectively.

#### **Data ROM**

Figure 16 shows the data ROM format. The data ROM data is transferred through the data port as a low byte and a high byte as shown in figure 17. Bits 0, 1, and 2 of the low byte should be assigned a value of zero. Data presented to the data port in corresponding order. The MSB through the LSB of a data ROM byte is applied to the MSB through the LSB of the data port, respectively.

Initially and after each erasure, all bits of the  $\mu$ PD77P20 are in the zero state.



Figure 14. Instruction ROM Format




Figure 15. Transfer of Instruction ROM Data




Figure 16. Data ROM Format




Figure 17. Transfer of Data ROM Data



## **Operating Modes**

In order to read or write the instruction or data ROMs, the mode of operation of the  $\mu\text{PD77P20}$  must be initially set. At the RST trailing edge, the RD, WR, and CS should be logical zero and the DACK, A0, and SI signals should be set to determine the mode of operation accordingly, as set out in table 14.

Table 14. μPD77P20 Operation Mode

DACK	A <sub>0</sub>	SI	
0	0	0	Write mode instruction and data ROM
0	0	1	Read the instruction ROM
0	1	0	Read the data ROM

Once set, the  $\mu$ PD77P20 will remain in the selected mode. A reset is required to transfer to another mode.

#### Write Mode

The individual instruction ROM and data ROM bytes are specified by control signals  $\overline{\text{RD}}$ ,  $A_0$ , SI, and INT as set out in table 15. Before writing the EPROM location, the bytes should be loaded accordingly.

Table 15. Write Mode Specification of ROM bytes

RD	A <sub>0</sub>	SI	INT	
1	0	0	- 1	Write instruction byte, high
1	0	1	0	Write instruction byte, middle
1	0	1	1	Write instruction byte, low
1	1	0	0	Write data byte, low
1	1	0	1	Write data byte, high

#### **Read Mode**

The instruction ROM and data ROM bytes are specified by the control signals  $\overline{\text{RD}}$ ,  $A_0$ , SI, and INT as set out in table 16. Reading is accomplished by setting the control signals accordingly.

Table 16. Read Mode Specification of ROM Bytes

RD	AO	SI	INT	
0	0	0	1	Read instruction byte, high
0	0	1	0	Read instruction byte, middle
0	0	1	1	Read instruction byte, low
1	0	0 .	0	Read data byte, high and low

The instruction ROM and data ROM are addressed by the 9-bit program counter and the 9-bit ROM pointer respectively. The PC is reset to 000H and is automatically incremented to the end address 1FFH. The RP is reset to 1FFH and is automatically decremented to 000H.



#### Erasing

Programming can only occur when all data bits are in an erased or low (0) level state. Erase  $\mu$ PD777P20 programmed data by exposing it to light with wavelengths shorter than approximately 4,000 angstroms. Note that constant exposure to direct sunlight or room level fluorescent lighting could erase the  $\mu$ PD77P20. Consequently, if the  $\mu$ PD77P20 will be exposed to these types of lighting conditions for long periods of time, mask its window to prevent unintentional erasure.

The recommended erasure procedure for the µPD77P20 is exposure to ultraviolet light with wavelengths of 2,537 angstroms. The integrated dose (i.e., UV intensity x exposure time) for erasure should not be less than 15 W-sec/cm<sup>2</sup>. The erasure time is approximately 20 minutes using an ultraviolet lamp with a power rating of 12,000 µW/cm<sup>2</sup>.

During erasure, place the  $\mu$ PD77P20 within one inch of the lamp tubes. If the lamp tubes have filters, remove the filters before erasure.

## **Programming**

Programming of the  $\mu$ PD77P20 is achieved with a single 50 ms TTL pulse. Total programming time for the 11,776 bits of instruction EPROM and also for the 6,630 bits of data EPROM is 26 seconds. Data is entered by programming a high (1) level in the chosen bit locations. Both instruction ROM and data ROM should be programmed since they cannot be erased independently. Both instruction ROM and data ROM programming modes are entered in the same manner. The device must be reset initially before it can be placed into the programming mode. After being reset, the WR signal and all other inputs (RD, CS/PROG, DACK, A0, SI, and INT) should be a TTL low (0) signal t<sub>RS</sub> prior to the falling edge of RST. WR is then held for tRH before being set to a TTL high (1) level signal. The device is now in a programming mode and will stay in this mode, allowing ROM locations to be sequentially programmed. Programming Mode—Instruction ROM. Instruction ROM locations are sequentially programmed from address 000H to address 1FFH. The location address is incremented by the application of CLK for a duration of town Data bytes for each location as specified by control signals  $\overline{RD}$ ,  $A_0$ , SI, and INT (table 15) are clocked into the device by the falling edge of  $\overline{RD}$ . After the three bytes have been loaded into the device,  $V_{PP}$  is raised to  $21 \ V \pm 0.5 \ V$ ,  $V_{CP}$  prior to  $\overline{CS}/PROG$  transitioning to a TTL high (1) level signal.  $V_{PP}$  is held for the duration of  $V_{PPR}$  plus  $V_{PP}$  before returning to the  $V_{CC}$  level. After  $V_{PP}$  the instruction ROM address can be incremented to program the next location. Figure 18 shows the programming mode of instruction ROM timing.

Programming Mode—Data ROM. Data ROM locations are sequentially programmed from address 1FFH to address 000H. The location address is decremented by the application of CLK for  $t_{CY}$ . The data bytes for each location as specified by control signals  $\overline{RD}$ ,  $A_0$ , SI, and INT are clocked into the device by the falling edge of  $\overline{RD}$ . After the two bytes have been loaded into the device,  $V_{PP}$  is raised to 21 V  $\pm 0.5$  V,  $t_{VPR}$  prior to  $\overline{CS}$ /PROG transitioning to a TTL high (1) level signal.  $V_{PP}$  is held for the duration of  $t_{PRPR}$  plus  $t_{PRV}$  before returning to the  $V_{CC}$  level. After  $t_{PRCL}$  the data ROM address can be decremented to program the next location. Figure 19 shows programming mode of data ROM timing.

**Read Mode.** A read should be performed to verify that the data was programmed correctly. Prior to entering read mode the device must be reset.



Figure 18. Programming Mode of Instruction ROM





Figure 19. Programming Mode of Data ROM





Read Mode—Instruction ROM. This mode is entered by holding the WR signal at a TTL low (0) level with the SI signal at a TTL high (1) level and all other specified inputs (RD, CS/PROG, DACK, A<sub>0</sub>, INT) at TTL low (0) levels for t<sub>CORS</sub> prior to the falling edge of RST. WR is then held for t<sub>RSW</sub> before being set to a TTL high (1) level. The device is now in the instruction ROM read mode and will stay in this mode until reset. Instruction ROM locations are sequentially read from address 000H through 1FFH. Application of CLK for t<sub>CY</sub> will increment the location address. The three data bytes will be read as specified by the control signals RD, A<sub>0</sub>, SI and INT (table 16). Figure 20 shows read mode of instruction ROM timing.

#### μPD77P20 Mode Selection

Mode	CS/PROG	V <sub>PP</sub>	ACC	Outputs
Instruction ROM program	V <sub>IH</sub>	V <sub>PP</sub>	+5 V	D <sub>IN</sub>
Data ROM program	V <sub>IH</sub>	V <sub>PP</sub>	+5 V	D <sub>IN</sub>
Instruction ROM read	VIL	V <sub>CC</sub>	+5 V	D <sub>OUT</sub>
Data ROM read	VIL	Vcc	+5 V	D <sub>OUT</sub> ,
operation	VIH	V <sub>CC</sub>	+5 V	D <sub>IN</sub> , High Z

Read Mode-Data ROM. Figure 21 shows read mode of data ROM timing. This mode is entered by holding the WR signal at a TTL low (0) level with the A<sub>0</sub> signal at a TTL high (1) level and all other specified inputs (RD, CS/PROG, DACK, SI, INT) at TTL low (0) levels for  $t_{CORS}$  prior to the falling edge of RST. WR and  $A_0$  are then held for tasw prior to the falling edge of RST. WR and Ao are then held for tasw before being set to a TTL high (1) level and TTL low (0) level, respectively. The device is now in the data ROM read mode and will stay in this mode until it is reset. Data ROM locations are sequentially read from address 1FFH through 000H. Application of CLK for t<sub>CY</sub> will decrement the location address. After decrementing the location address, the low byte of the current location will be available at the data port subsequent to a t<sub>CLD</sub> delay. Application of RD will present the high byte t<sub>RD1</sub> from the falling edge of the RD pulse. RD is then applied for tyr to complete reading of the current location.



Figure 20. Read Mode of Instruction ROM





Figure 21. Read Mode of Data ROM





#### μPD77P20

# Programming Operation, AC Characteristics

 $T_A = 25 \,^{\circ}\text{C} + 5 \,^{\circ}\text{C}, V_{CC} = 5 \,\text{V} \pm 5\%, V_{PP} = 21 \,\text{V} \pm 0.5 \,\text{V}$ 

		1	imits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	t <sub>CY</sub>	240			ns	
CLK setup time to RD↓	t <sub>CLR</sub>	2			μS	,
CLK hold time From RST↓	<sup>t</sup> RSCL	6			μS	-
CLK hold time from PROG↓	tPRCL	200			ns	
Control signal set-up time to RST	t <sub>CORS</sub>	1			μS	
WR hold time from RST↓	t <sub>RSW</sub>	6			μS	
Data set-up time from RD↓	t <sub>DRIO</sub>	1			μS	
Data hold time from RD↓	t <sub>RD</sub>	100			ns	
RD pulse width	t <sub>RR1</sub>	1			μS	
SI, INT set-up time from RD1	tcor	100			ns	
SI, INT hold time from RD↓	t <sub>RCO</sub>	100			ns	
RD set-up time To PROG1	t <sub>RPR</sub>	100			ns	
RD hold time from PROG↓	t <sub>PRR</sub>	2			μS	
V <sub>PP</sub> set-up time To PROG <sup>†</sup>	t <sub>VPR</sub>	2			μS	
V <sub>PP</sub> hold time from PROG↓	tpRV	2			μS	
RST pulse width	t <sub>RST1</sub>	4			tcy	
RST setup time	t <sub>RS</sub>	1			μS	
PROG pulse width	tpRPR	45	50	55	ms	

## **Read Operation, AC Characteristics**

 $\rm T_A=25\,^{\circ}C$   $^{-}5\,^{\circ}C;$   $\rm V_{CC}=5$  V  $\pm5\%;$   $\rm V_{PP}=V_{CC}+0.25$  V max  $\rm V_{PP}=V_{CC}-0.85$  V min

			Limits			Test
Párameter	Symbol	Min Typ		Max	Unit	Conditions
Data access time from CLK	t <sub>CLD</sub>			1	μS	
Data delay time from SI, IN1	t <sub>COD</sub>			1	μS	
Data float time from SI, IN	tCODF	0			ns	
SI, INT pulse width	tcoco	1.			μS	
RD recovery time	t <sub>RV1</sub>	500			ns	

# Read Operation, AC Characteristics (cont)

 $T_A = 25^{\circ}C + 5^{\circ}C$ ;  $V_{CC} = 5$  V  $\pm 5\%$ ;  $V_{PP} = V_{CC} + 0.25$  V max  $V_{PP} = V_{CC} - 0.85$  V min

			Limits			Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
Data access time From RD↓	t <sub>RD1</sub>			150	ns	
Data float time from RD1	t <sub>DF1</sub>	10			ns	

#### **Operation Mode**

The  $\mu$ PD77P20 may be utilized in an operation mode after the instruction ROM and data ROM have been programmed. Since it was first introduced in 1982, the  $\mu$ PD77P20 has undergone several mask revisions to improve manufacturability and/or function. And since the purpose of the  $\mu$ PD77P20 is to run any program that may be programmed in the masked ROM  $\mu$ PD7720A, it is important to know how to determine the step level, and the differences between them.

#### **Date Code**

The markings on the  $\mu$ PD77P20 package consist of three lines, as follows:

NEC JAPAN ← Manufacturer
D77P20D ← Part number
nnnnXnnnn ← Date code

The letter in the middle (e.g. 'X') of the date code identifies the step level of the part. Parts marked with step level K, E, or P should not be used for final system test by customers who are planning to submit code for the masked ROM µPD7720A.

On all other  $\mu$ PD77P20 stepping versions, a slight functional change was made, and the change is incorporated in the  $\mu$ PD7720A. The change allows the serial clock (SCK) to run asynchronously with CLK. Specified versions of  $\mu$ PD77P20 (i.e. K, E, P) and all Evakit-7720s and Evakit-7720Bs (Evaluation Systems for  $\mu$ PD7720A/ $\mu$ PD77P20) require that SCK run synchronously with CLK.

Because this functional change results in a slight change in internal serial timing, it is mandatory that code to be submitted for  $\mu$ PD7720A be verified in customer's system using versions of  $\mu$ PD77P20 other than those listed above (i.e. K, E, & P).




#### Pin 1 Connection

The K mask version requires that the programming voltage  $V_{PP}$  be supplied in a different manner than for all later versions, as shown in Figure 22. A silicon junction diode of 0.6 V forward voltage ( $V_F$ ) should be used. R should be 800 to 1.8K  $\Omega$  to satisfy the  $V_{PP}$  and  $I_{PP}$  requirements.

In all mask versions other than K, pin 1 must be connected directly to  $V_{\rm CC}$ .

Figure 22. VPP Circuitry for K Mask Version



# $\mu$ PD7720A and $\mu$ PD77P20 Development Tools

For software development, assembly into object code, and debugging, an absolute assembler and simulator are available. The ASM77 Absolute Assembler and SIM77 Simulator for analyzing development code and I/O timing characteristics are available for systems supporting CP/M® and CP/M-86® (1), ISIS-II® (2), or MS-DOS® (3) operating systems. Additionally, the ASM77 Absolute Assembler is offered in Fortran source code for mini and main frame computer systems.

Once software development is complete, the code can be completely evaluated and debugged in hardware with the Evakit-7720 Evaluation System. The Evakit provides true in-circuit real-time emulation of the SPI for debugging and demonstrating your final system design. Code may be down-loaded to the Evakit from a development system via an RS232 port using the EVA communications program. This program is available in executable form for ISIS-II systems and many CP/M, CP/M-86, and MS-DOS systems. The EVA communications source code is also available for adapting the program to other systems.

The Evakit also serves to program the µPD77P20, a full-speed EPROM version of the SPI. A demonstration mask ROM chip, containing some common digital filtering routines, including N-stage IIR (biquadratic) and FIR (transversal filters), is available to test hardware interfaces to the SPI.

Further operational details of the SPI can be found in the  $\mu$ PD7720A Signal Processing Interface Technical Manual. Operation of the SPI development tools is described in the Absolute Assembler User Manual, the Simulator Operating Manual, and the Evakit-7720 User's Manual.

#### Note:

- (1) CP/M and CP/M-86 are registered trademarks of Digital Research Corp.
- (2) ISIS-II is a registered trademark of Intel Corp.
- (3) MS-DOS is a registered trademark of Microsoft Corp.

#### System Configuration

Figures 23, 24, 25 and 26 show typical system applications for the  $\mu$ PD7720A and  $\mu$ PD77P20.

Figure 23. Spectrum Analysis System




Figure 24. An Analog-to-Analog Digital Processing System Using a Single SPI




Figure 25. A Signal Processing System Using Cascaded SPIs & Serial Communication








Figure 26. A Signal Processing System Using SPIs as a Complex Computer Peripheral



# **Packaging Information**


## 28-Pin Ceramic (µPD7720A and µPD77C20A Only)





## Packaging Information (cont)


## 28-Pin Plastic (µPD7720A and µPD77C20A Only)






# Packaging Information (cont)

## 28-Pin Cerdip (µPD77P20 Only)






# 44-Pin PLCC (μPD7720AL and μPD77C20AL Only)




NOTE
Each lead centerline is located within 0.12 mm
(0.005 inch) of its true position (T.P.) at maximum.



		·
ITEM	MILLIMETERS	INCHES
A	17.5***	0 689*****
В	16.58	0.653
C	16.58	0.653
٥	17.5207	0.689*****
E	1.94 10 15	0.076-382
F	0.6	0.024
G	4.4 ****	0.173-888
н	2.8***	0.110=888
ŧ	0.7 MIN.	0.028 MIN.
J	3.6	0.142
ĸ	1.27 (T.P.)	0.050 (T.P.)
L	0.7	0.028
M	0.40*010	0.016:888
N	D 12	0.005
P	15.50 ****	0.610-822
Q	0 15	0.006
S	1.0	0.040
T	ROB	R 0.031
U	0 20 8 %	0.008:883



# 44-Pin PLCC (μPD7720AL and μPD77C20AL Only)



PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	VCC	12	D2	23	NC	34	NC
2	NC	13	D3	24	CLK	35	so
3	DACK	14	D4	25	RST	36	SORC
4	DRQ	15	NC	26	NC	37	WR
5	PO	16	D5	27	INT	38	RD
6	NC	17	NC	28	SCK	39	NC
7	NC	18	NC	29	NC	40	NC
8	P1	19	D6	30	SIEN	41	cs
9	D0	20	D7	31	SOEN	42	AO
10	NC	21	GND	32	NC	43	NC
11	D1	22	GND	33	SI	44	VCC



## μPD77C20A Absolute Maximum Ratings\*

	30
T <sub>a</sub> = 25°C	
Voltage (V <sub>CC</sub> Pin)	−0.5 to +7.0V ①
Voltage, Any Input	-0,5 to V <sub>CC</sub> + 0,3
Voltage, Any Output	-0.5 to V <sub>CC</sub> + 0,3
Operating Temperature	-40°C to + 85°C
Storage Temperature	-65°C to +150°C
Note: ① With respect to GND.	

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**


 $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ 

	Limits						
Parameter	Symbol	Min Ty		Max	Unit	<b>Test Conditions</b>	
Input Low Voltage	V <sub>IL</sub>	-0.5		0.8	٧		
input High Voltage	VIH	2.0		V <sub>CC</sub> +0.5	٧		
CLK Low Voltage	VφL	- 0.5		0.45	٧		
CLK High Voltage	₩Фн	3.5		V <sub>CC</sub> +0.5	٧		
Output Low Voltage	VOL			0.45	٧	I <sub>OL</sub> = 2.0 mA	
Output High Voltage	V <sub>OH</sub>	2.4	*************		٧	I <sub>OH</sub> = -400 μA	
Input Load Current	ILIL			- 10	μ <b>Α</b>	V <sub>IN</sub> = 0V	
Input Load Current	l <sub>UH</sub>			10	μА	V <sub>IN</sub> = V <sub>CC</sub>	
Output Float Leakage	LOL			- 10	μА	V <sub>OUT</sub> = 0.47V	
Output Float Leakage	LOH			10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub>	
Power Supply Current	Icc		120	170	mA		

#### Capacitance

	Limits						
Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>	
CLK, SCK Input Capacitance	Сф			20	pF	T <sub>a</sub> = 25°C	
Input Pin Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz	
Output Pin Capacitance	Cout			20	pF	VCC = 0V	

# UPD77C20A CLOCK vs. SUPPLY VOLTAGE



#### **AC Characteristics**

 $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ 

		3.7	Limits		200		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
CLK Cycle Time	φСΥ	120		2000	ns.	(I)	
CLK Pulse Width	φD	50			ns		
CLK Rise Time	φЯ	***********	-	10	ns	0	
CLK Fall Time	φF			10	ns	<b>①</b>	
Address Setup Time for RD	t <sub>AR</sub>	0			ns		
Address Hold Time for R	5 t <sub>RA</sub>	0			ne		
RD Pulse Width	t <sub>RR</sub>	250			ns		
Data Delay from RD	t <sub>RO</sub>			150	ns	C <sub>L</sub> = 100 pF	
Read to Data Floating	t <sub>DF</sub>	10		100	ns	C <sub>L</sub> = 100 pF	
Address Setup Time for WR	t <sub>AW</sub>	0			hs		
Address Hold Time for W	Riwa	0		• • • • • • • • • • • • • • • • • • • •	ns		
WR Pulse Width	tww	250			ns		
Data Setup Time for WR	tow	150	200111 LENGTHON		ns	CONTRACTOR OF STREET	
Data Hold Time for WR	t <sub>wo</sub>	0			ns.		
RD, WR, Recovery Time	t <sub>RV</sub>	250			ns	• 20	
DRQ Delay	1 <sub>AM</sub>			150	ns	CL = 100 pF	
DACK Delay Time	TDACK	1			φD	2	
DACK Pulse Width	t <sub>DD</sub>	250		00	ns	3)	
SCK Cycle Time	tscv	480		DC	ns		
SCK Pulse Width	tecx	230			ns		
SCK Rise/Fall Time	t <sub>resc</sub>			20	ns	1	
SORQ Delay '	t <sub>ono</sub>	30		150	ns	C <sub>L</sub> = 100 pF	
SOEN Setup Time	tsoc	50			ns		
SOEN Hold Time	tcso	30			ns		
SO Delay from SCK = LOW	tock			150	ns		
SO Delay from SCK with SORQ †	,tozna	20		300	ns	0	
SO Delay from SCK	tozsc	20		300	ns	2	
SO Delay from SOEN	toze	20		180	ns	2	
SOEN to SO Floating	t <sub>HZE</sub>	20		200	ns	2	
SCK to SO Floating	tuzsc	20		300	ns	2	
SO Delay from SCK with SORQ	t <sub>HZRQ</sub>	70		300	ns	9	
SIEN, SI Setup Time	toc	55			ns	2	
SIEN, SI Hold Time	tcp	30		-	ne	-	
P <sub>0</sub> , P <sub>1</sub> Delay	top			фСY + 150	ns		
RST Pulse Width	t <sub>RST</sub>	4			фСУ		
INT Pulse Width	l <sub>est</sub>	8			фСҮ		

Notes: ① Voltage at measuring point of timing 1.0V and 3.0V ② Voltage at measuring point of AC Timing V<sub>k</sub> = V<sub>Ok</sub> = 0.8V V<sub>PH</sub> = V<sub>OH</sub> = 2.0V Input Waveform of AC Test (except CLK, SCK)

(3) In 16 bit DMA mode only



Note:  $\mu$ PD7720AD, low-power NMOS version in ceramic package, functions at full speed 8 MHz over the -45° to +85° C temperature range.

# 7720AD Extended Temperature Specification Absolute Maximum Ratings

Voltage, V <sub>CC</sub> Pin'	- 0.5 to + 7.0V
Voltage, Any Input	- 0.5 to + 7.0V
Voltage, Any Output	- 0.5 to + 7.0V
Operating Temperature	- 10 to + 70°C
- Extended Temperature	-40 to +85°C
- Very Extended Temperature	- 40 to + 110°C
- Super Extended Temperature	- 55 to + 125°C
24	- 45°C to ± 150°C

<sup>\*1</sup> With respect to GND at + 25°C

## Capacitance

			Limit			Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
CLK, SCK Input Capacitance	СФ			20	pF	
Input Pin Capacitance	CIN			10	ρF	f <sub>c</sub> = 1 MHz
Output Pin Capacitance	Cout			20	ρF	-

## **DC Characteristics**

 $V_{CC} = 5.0V \pm 5\%$ 

		Temperature Limits									
Parameter	Symbol		STD -10/+70		EXT -40/+85		VEXT -40/+110		KT +125	Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Input Low Voltage	V <sub>IL</sub>		0.8		0.8		0.6		0.6	٧	7
Input High Voltage	V <sub>IH</sub>	2.0		2.0		2.2		2.2		٧	
CLK Low Voltage	VφL		0.45		0.45		0.4		0.4	٧	
CLK High Voltage	<b>V</b> Фн	3.5	-	3.5		3.7		3.7		٧	
Output Low Voltage	V <sub>OL</sub>		0.45		0.45		0.5		0.5	٧	I <sub>OL</sub> = 2.0mA
Output High Voltage	V <sub>OH</sub>	2.4		2.4		2.3		2.3		٧	I <sub>OH</sub> = -400 μ A
Input Load Current	ILIL		-10		-10		-10		-10	μА	V <sub>IN</sub> = OV
Input Load Current	ILIH		10		10		10		10	μΑ	V <sub>IN</sub> = V <sub>CC</sub>
Output Float Leakage	lor		-10		-10		-10		-10	μА	V <sub>OUT</sub> = 0.47V
Output Float Leakage	lon		10		10		10		10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub>
Power Supply Current	Icc		170		200		200		200	mA	

<sup>\*2</sup> Any devices are not tested at these temperature.



## μPD7720AD Extended Temperature Specification

## **AC Characteristics**

 $\rm V_{CC}=5.0V\pm5\%$ 

			R						
Parameter	Symbol		TD E) /+70 and ~40/		EXT /+110	SE) 55/-		Unit	Test Conditions
	at a second	Min	Max	Min	Max	Min	Max		
CLK Cycle Time	фсү	122	2000	152	1000	162	1000	ns	*3
CLK Pulse Width	φD	60		75		80		ns	
CLK Rise Time	φR		10		10		10	ns	*3
CLK Fall Time	φF		10		10		10	ns	*3
Address Setup Time for RD	t <sub>AR</sub>	0		50		50		ns	
Address Hold Time for RD	t <sub>RA</sub>	0		0		0		ns	
RD Pulse Width	t <sub>RR</sub>	250		300		320		ns	
Data Delay from RD	t <sub>RD</sub>		150		170		180	ns	C <sub>L</sub> = 100 pF
Read to Data Floating	tor	10	100	10	120	10	130	ns	C <sub>L</sub> = 100 pF
Address Setup Time for WR	taw	0		50		50		ns	
Address Hold Time for WR	twa	0		0		0		ns	
VR Pulse Width	tww	250		300		320		ns	
Data Setup Time for WR	tow	150		170		180		ns	
Pata Hold Time for WR	twp	0	:	50		50		ns	
D, WR, Recovery Time	t <sub>RV</sub>	250		300		320		ns	•4
ORQ Delay	t <sub>AM</sub>		150		170		180	ns	
DACK Delay Time	t <sub>DACK</sub>	1		1		1		D	-4
SCK Cycle Time	tscy	480	DC	600	DC	640	DC	ns	
CK Rise/fall Time	t <sub>RSC</sub>		20		20		20	ns	•3
ORQ Delay	tora	30	150	10	170	10	180	ns	C <sub>L</sub> = 100 pF
SOEN Setup Time	tsoc	50		80		100		ns	
OEN Hold Time	tcso	30		50		60		ns	
SO Delay from SCK = LOW	†DCK		150		170		180	ns	
O Delay from SCK with SORQ	t <sub>DZRQ</sub>	20	300	10	350	10	350	ns	•4
SO Delay from SCK	tozsc	20	300	10	350	10	350	ns	•4
SO Delay from SOEN	t <sub>DZE</sub>	20	180	10	230	10	230	ns	•4
SOEN to SO Floating	tHZE	20	200	10	250	10	250	ns	•4
SCK to SO Floating	tHZSC	20	300	10	350	10	350	ns	•4
SO Delay from SCK with SORQ	tHZRQ	70	300	60	350	60	350	ns	•4
SIEN, SI Setup Time	t <sub>DC</sub>	55		85		105		ns	
SIEN, SI Hold Time	t <sub>CD</sub>	30		50		60		ns	
P <sub>0</sub> , P <sub>1</sub> Delay	top		ФСD +150		ΦCD +170		ф CD +180	ns	
RST Pulse Width	t <sub>RST</sub>	4		4		4		фСУ	
NT Pulse Width	tint	8		8		8		фсү	
SCK Pulse Width	tsck	230		290		310		ns	
DACK Pulse Width	tpp	250	2000	280	20000	280	2000	ns	

<sup>\*3</sup> Voltage at measuring point of timing 1.0 V and 3.0 V \*4 Voltage at measuring point of AC Timing V<sub>IL</sub> = V<sub>OL</sub> = 0.8V  $V_{IH} = V_{CH} = 2.0V$ 

Input Waveform of AC Test (except CLK, SCK)



# µPD7720AC Extended Temperature Specification Absolute Maximum Ratings

Voltage (V <sub>CC</sub> Pin)	- 0.5 to + 7.0V
Voltage, Any Input	- 0.5 to + 7.0V
Voltage, Any Output	- 0.5 to + 7.0V
Operating Temperature	-40°C to +85°C
Storage Temperature	- 65°C to + 150°

<sup>\*</sup> With respect to GND

## Capacitance

			Limi	te			
Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>	
CLK, SCK Input Capacitance	Сф			20	pF		
Input Pin Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz	
Output Pin Capacitance	Cour			20	pF	-	

## **DC** Characteristics

 $V_{CC}$  = + 5.0V  $\pm$  5 %

			LI	mits				
Parameter	Symbol	STD -10/+70		(M) -40/+85		Unit	Test Conditions	
ta en		Min	Max	Min	Max			
Input Load Current	VIL		0.8		8.0	٧		
Input Load Current	VIH	2.0		2.0		٧		
Output Float Leakage	<b>ν</b> φι		0.45		0.45	٧		
Output Float Leakage	νфн	3.5		3.5		٧		
Power Supply Current	VOL		0.45		0.45	٧	I <sub>OL</sub> = 2.0mA	
Input Low Voltage	VOH	2.4		2.4	-	٧	I <sub>OH</sub> = 400 μ A	
Input High Voltage	ILIL		-10		-10	μА	VIN - OV	
CLK Low Voltage	LIH		10		10	μА	VIN - VCC	
CLK High Voltage	LOL		-10	-	-10	μА	V <sub>OUT</sub> = 0.47V	
Output Low Voltage	LOH		10		10	μA	V <sub>OUT</sub> = V <sub>CC</sub>	
Output High Voltage	Icc		170		200	mA		

## **AC Characteristics**

 $v_{cc}$  = + 5.0v ± 5%

			mits				
		STD		(M)			
Symbol					Unit	Test Conditions	
1				-			
		2000		2000	*******	*3	
	60		70		-		
					ns	.3	
ΦF		10		10	ns	•3	
t <sub>AR</sub>	0		0		ns		
t <sub>RA</sub>	0		0		ns		
tee	250		280		ns		
tan		150		160	пв	C <sub>L</sub> = 100 pF	
	10	100	10	110	ns	C <sub>L</sub> = 100 pF	
t <sub>AW</sub>	0		0		ns		
twa	0		0		ns		
tww	250		280		ns		
tow	150		160		ns		
two	0		0		ns		
t <sub>RV</sub>	250		280		ns	•4	
tAM		150		160	ns		
tDACK	1		1		фр	*4	
	480	DC	560	DC	ns		
		20		20	ns	*3	
	30	150	20	160	ns	C <sub>L</sub> = 100 pF	
	50		60		ns		
	30		40				
		150		160	ns	-	
tozna	20	300	20	300	ns	•4	
tozsc	20	300	20	300	ns	*4	
	20	180	20	180	ns	•4	
	20	200	20	200	ns	•4	
	20	300	20	300	ns	*4	
	70	300	60	300	ns	•4	
	55		75				
t <sub>DP</sub>		фСD +150	,	фСD +150	ns		
toer	4		4		φCV		
			_				
				2000			
ФФ	250	2000	280	2000	ns		
	tran tran tran tran tran tran tran tran	Symbol	Symbol   A		Name	Symbol   100	



#### Description

The  $\mu$ PD77230 Advanced Signal Processor (ASP) is the high-end member of a new third-generation family of 32-bit digital signal processors. This CMOS chip implements 32-bit full floating-point arithmetic, and is intended for digital signal processing and other applications requiring high speed and high precision.

All instructions execute in one instruction cycle. The  $\mu$ PD77230 executes a 32-bit by 32-bit floating point multiply with 55-bit product, sum of products, data move, and multiple data pointer manipulations—all in one 150-ns instruction cycle.

#### Features

- ☐ Fast instruction cycle: 150 ns using 13.3-MHz clock
- ☐ All instructions execute in one cycle
- ☐ 32- x 32-bit floating point arithmetic
- ☐ Large on-chip memory (32-bit words)
  - 1K data RAM (two 512-word blocks)
  - 1K data coefficient ROM
  - 2K instruction ROM
- □ 8K-x32-bit external memory; 4K may be instruction memory
- □ 1.5-µm CMOS technology
- ☐ 32-bit internal bus
- ☐ 55-bit ALU bus
- Dedicated internal buses for RAM, multiplier, and ALU
- ☐ Eight accumulators/working registers (55 bits)
- ☐ 47-bit bidirectional barrel shifter
- ☐ Two independent data RAM pointers
- ☐ Modulo 2<sup>n</sup> incrementing for circular RAM buffers
- ☐ Base and index addressing of internal RAM☐ Data ROM capable of 2<sup>n</sup> incrementing
- □ Loop counter for repetitive processing
- ☐ Eight-level stack accessible to internal bus
- ☐ Two interrupts: maskable and nonmaskable (NMI)
- ☐ Serial I/O (5 MHz)
- ☐ Master/slave mode operation
- ☐ Three-stage instruction pipeline
- ☐ Single +5-volt power supply
- ☐ Approximately 1.2 watts

#### **Ordering Information**

Part Number	Package Type
<b>μ</b> PD77230R	68-pin PGA

## **Applications**


- ☐ General-purpose digital filtering (FIR, IIR, FFT)
- ☐ High-speed data modems
- ☐ Adaptive equalization (CCITT)
- ☐ Echo cancelling
- ☐ High-speed controls
- ☐ Image processing
- ☐ Graphic transformations
- ☐ Instrumentation electronics ☐ Numerical processing
- ☐ Speech processing
- ☐ Sonar/radar signal processing
- □ Waveform generation

## Floating-Point Performance Benchmarks

Second-order digital filter (biquad)	0.9 µs
32-tap finite impulse response filter	5.25 µs
Fast Fourier transform (FFT) 32-point complex (radix 2)	0.15 ms
512-point complex FFT	4.7 ms
1024-point complex FFT	10.75 ms
Square root	6.0 µs

## Pin Configuration

#### 68-Pin PGA





## Pin Identification

No.	Master	*Slave	No.	Master	*8iave
1	D <sub>0</sub>		35	D <sub>2</sub>	
2	A <sub>1</sub>		36	D <sub>1</sub>	
3	A <sub>3</sub>		37	A <sub>0</sub>	
4	A <sub>5</sub>		38	A <sub>2</sub>	
5	A <sub>6</sub>		39	A4	
6	Ae		40	V <sub>DD</sub>	
7	A <sub>10</sub>		41	A <sub>7</sub>	
8	Αχ		42	Ag	
9	WR		43	A <sub>11</sub>	100
10	RD		44	GND	
11	SORQ		45	SO	***************************************
12	SOCK		46	SICK	
13	SOEN		47	SIEN	
14	INT		48	NC (No co	nnection)
15	INTM		49	RESET	·
16	M/S		50	SI	
17	CLKOUT		51	X2	
18	X1		52	V <sub>DD</sub>	
19	D <sub>31</sub>	P3	53	D <sub>30</sub>	P2
20	D <sub>29</sub>	P1	54	D <sub>28</sub>	PO
21	D <sub>27</sub>	RQM	55	D <sub>26</sub>	CS
22	D <sub>25</sub>	HWR	56	GND	
23	D <sub>24</sub>	HRD	57	D <sub>23</sub>	1/015
24	D <sub>22</sub>	1/014	58	D <sub>21</sub>	1/0 <sub>13</sub>
25	D <sub>20</sub>	1/012	59	D <sub>19</sub>	1/011
26	D <sub>18</sub>	1/010	60	V <sub>DD</sub>	
27	D <sub>17</sub>	1/09	61	D <sub>15</sub>	1/07
28	D <sub>16</sub>	1/08	62	D <sub>13</sub>	1/05
29	D <sub>14</sub>	1/06	63	D <sub>11</sub>	1/03
30	D <sub>12</sub>	1/04	64	D <sub>9</sub>	1/01
31	D <sub>10</sub>	1/02	65	D <sub>7</sub>	
32	D <sub>8</sub>	1/00	66	D <sub>5</sub>	
33	D <sub>6</sub>		67	D <sub>3</sub>	
34	D <sub>4</sub>		68	GND	

<sup>\*</sup>If slave-mode pin identification is not specified, it is the same as master-mode.

## **Pin Function Summary**

Symbol	1/0	Function
A <sub>0</sub> -A <sub>11</sub>	0	Address bus to external memory
Ax	0	Highest bit of memory address
CLKOUT	0	Internal system clock
CS	1	Chip select
D <sub>0</sub> -D <sub>7</sub>	1/0*	Data bus for access to external memory in slave mode.
D <sub>0</sub> -D <sub>31</sub>	1/0*	Data bus for access to external memory (data or instruction) in master mode.
GND		Ground (Connect ground to all GND pins.)
HRD	1	Host CPU read
HWR	1	Host CPU write
1/00-1/015	1/0*	Port to host CPU data bus
INT	1	Nonmaskable interrupt
INTM	ı	Maskable interrupt
M/S	1	Operation mode select
P0, P1	ı	General-purpose input port
P2, P3	0	General-purpose output port
RD	0	Controls data read from external memory
RESET	ı	System reset
RQM	0	Data read/write request
SI	ı	Serial input data
SICK	1/0	Clock for serial input data
SIEN	1	Serial input data enable
S0	0*	Serial output data
SOCK	1/0	Clock for serial output data
SOEN	1	Serial output data enable
SORQ	0	Serial output request
VDD		+5-volt power (Connect +5 V to all V <sub>DD</sub> pins.)
WR	0	Controls data write to external memory
X1, X2	1	External clock (X1) or crystal (X1, X2)

<sup>\*</sup>These pins have a high-impedance inactive state.



#### Pin Functions

Paragraphs below supplement the brief descriptions in the preceding table. Pin symbols are in alphabetical order within several master and slave mode categories.

#### **Master and Slave Modes**

**CLKOUT** [System Clock]. Outputs internal system clock. Output signal frequency is half the oscillation frequency of crystal connected across X1 and X2 pins.

INT [Nonmaskable Interrupt]. Inputs nonmaskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 10H.

INTM [Maskable Interrupt]. Inputs maskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 100H.

M/S [Mode Select]. Selects operation mode. Operation mode must not be switched during operation, however. Master = 0; slave = 1.

**RESET** [System Reset]. Inputs internal system reset signal, which is active-low and must be at least three system clock pulses wide.

SI [Serial Input Data]. Inputs serial data synchronized with falling edge of SICK.

SICK [Serial input Clock]. Inputs or outputs clock for serial input data. Serial data is internally latched at the falling edge of the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

SIEN [Serial Input Enable]. Enables SI pin to input serial data. This pin is active-low.

**SO** [Serial Output Data]. Outputs serial data synchronized with rising edge of SOCK pin.

SOCK [Serial Output Clock]. Inputs or outputs clock for serial output data. The serial output data is synchronized with the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

**SOEN** [Serial Output Enable]. Enables SO pin to output serial data. This pin is active-low.

SORQ [Serial Output Request]. Outputs serial output request signal, which is active-high. When data is ready in the serial output register, this signal becomes 1. It will become 0 after data has been output.

X1, X2 [External Clock]. Connection to external oscillator crystal (X1, X2) or external clock (X1).

## Master Mode, External Memory Interface

A<sub>0</sub>-A<sub>11</sub> [Address Bus]. Address bus for access to external memory. When accessing external instruction memory, the lower 12 bits of the program counter are output to these pins. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.

 $A_X$  [Highest Address Bit]. Outputs the highest bit of the memory address. When accessing external instruction memory, the highest bit of the program counter (PC<sub>12</sub>) is output to this pin. When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area = 0; low-speed memory area = 1.

**D**<sub>6</sub>-**D**<sub>31</sub> [**Data Bus**]. These pins form a 32-bit data bus for external memory (data or instruction).

RD [Data Read]. Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins  $D_0$  to  $D_{31}$ .

WR [Data Write]. Controls data write to external memory. This signal becomes 0 after the output address is valid and data is output to the data port formed by pins  $D_0$  to  $D_{31}$ .

#### Slave Mode, External Memory Interface

A<sub>0</sub>-A<sub>11</sub> [Address Bus]. Address bus for accessing external memory. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.

 $A_X$  [Highest Address Bit]. When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area = 0; low-speed memory area = 1.

Do-D7 [Data Bus]. These pins form an eight-bit data bus for external data memory access. Data may be transferred in one of four formats (1-, 2-, 3-, or 4-byte words), depending on the status register setting.

RD [Data Read]. Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins  $D_0$  to  $D_7$ .

**WR** [Data Write]. Controls data write to external memory. This signal becomes 0 after the output address is valid and data is output to the data port formed by pins  $D_0$  to  $D_7$ .



#### Slave Mode, Host CPU interface

CS [Chip Select]. Active-low chip select input signal. When this pin becomes 0, the host CPU may perform read/write operations on the 16-bit port formed by pins I/O<sub>0</sub> through I/O<sub>15</sub>.

HRD [Host CPU Read]. Active-low host read input signal. In conjunction with CS, this signal allows the host CPU to read data from the DRS register via the 16-bit port formed by pins  $I/O_0$  to  $I/O_{15}$ .

HWR [Host CPU Write]. Active-low host write input signal. In conjunction with CS, this signal allows the host CPU to write data into the DRS register via the 16-bit port formed by pins I/O<sub>0</sub> to I/O<sub>15</sub>.

I/O<sub>0</sub>-I/O<sub>15</sub> [Data Port]. These pins form an I/O port to the host CPU bidirectional data bus. It is used for input to or output from the DRA register under control of host CPU signals CS, HWR, and HRD. Data transfer format can be specified in the status register as either a 16-bit or a 32-bit transfer.

RQM [Read/Write Request]. Requests host CPU to read or write data via the host CPU data bus.

#### Slave Mode, I/O Port

P0, P1 [Input Port]. These pins form a general-purpose input port. Status of either of these pins may be tested by a conditional branch instruction.

P2, P3 [Output Port]. These pins form a generalpurpose output port. Data output by these pins can be set directly by an instruction and will be retained until explicitly changed.

## **Functional Description**

Figure 1 is the functional block diagram of the  $\mu$ PD77230 in its master mode configuration. The main internal bus (32 bits) ties together all the functional blocks of the  $\mu$ PD77230, including the ALU area. The 55-bit processing unit (PU) bus links the ALU input to the 55-bit multiplier output register and the eight 55-bit working registers. Thus, the full 55 bits of precision can be maintained during extensive calculations.

In addition to the main bus and the PU bus, there is a sub-bus linking each of the two RAM areas to both the ALU input and the multiplier input registers. This allows simultaneous loading of the multiplier input registers in parallel with ALU operations and in parallel with data transfer operations, which make use of the main bus. There is a sub-bus connecting the ALU input to the 55-bit multiplier output and another sub-bus that can route the working registers' contents back to the ALU input.

#### **Architecture**

The  $\mu$ PD77230 has a Harvard-type architecture, with separate memory areas for program storage and data storage as well as separate, multiple buses. A multiple-stage instruction execution pipelining scheme performs instruction fetch and execution in parallel. All instructions are executed in a single cycle, even if the instruction is stored in the external instruction memory expansion area.

#### **Instruction Memory**

The µPD77230 has an internal instruction ROM that holds 2K 32-bit instruction words. An additional 4K word external memory expansion is also available. A 13-bit program counter (PC) contains the current instruction address; the most significant bit of the PC determines whether on-chip or external instructions are to be fetched. An eight-level stack holds subroutine and interrupt return addresses, and it is accessible to/from the main internal bus.

#### **Data Memory**

The data ROM area on the µPD77230 holds 1K 32-bit words. The ROM pointer (RP) contains the current ROM address, which can also be specified within an instruction field. The ROM pointer has auto-increment and auto-decrement features and an add 2<sup>n</sup> to the RP option.

There are two separate and independently addressable data RAM areas, each 512 words by 32 bits. Each RAM area can be addressed by a base register, an index register, or the sum of the two. The base register and/or the index register may be incremented, decremented, or cleared. In addition, the base pointer can operate in a modulo count mode, and the index register contents may be replaced by the sum of the index and base registers.

Data memory may be expanded by the addition of 8K words of external memory. External data memory is divided into a high-speed half, which is accessed in a single instruction cycle, and a low-speed half, which is accessed in three instruction cycles. Both high-speed and low-speed memory accesses occur in parallel with normal program execution.

#### Multiplier and ALU

The floating-point multiplier has two 32-bit input registers, called the K and L registers, which are accessible both to and from the main bus. The multiplier produces the 55-bit product of the K and L register contents automatically in a single instruction cycle (there is no multiply instruction). The 55-bit result is



stored in the M register in 8-bit exponent, 47-bit mantissa format. The contents of the M register can be transferred to the main bus (32 bits) or to the ALU via the processing unit bus (55 bits). The multiplier consists of a 24- by 24-bit fixed-point multiplier and an exponent adder, so that it can also be used for fixed-point multiplications.

The 55-bit floating-point ALU is capable of a full set of arithmetic and logical operations (see Instruction Set section). There is a 47-bit bidirectional barrel shifter, which can perform general-purpose shifting in addition to the mantissa alignments required for floating-point arithmetic. A separate exponent ALU (EALU) determines shift values in floating-point work. The ALU status is reflected in one of two identical processor status words (PSW) that contain carry, zero, sign, and overflow flags. The results of the ALU operation are stored in one of eight 55-bit accumulators or "working registers."

There are two 55-bit input registers to the ALU called the P register and the Q register. The Q register input is selected from one of the eight working registers, while the P register input is selected from among the 32-bit main bus, data RAM 0, data RAM 1, and the 55-bit M register.

A loop counter is included in the design of the  $\mu$ PD77230. This loop counter is a 10-bit register, attached to the main bus, which can be decremented by a control bit built into an ordinary ALU instruction. When the loop counter is decremented to zero, the instruction following the one that decremented it will be skipped.

#### System Control

The master system clock may be provided to the  $\mu$ PD77230 via either an external crystal or an already available clock signal. The internal clock of the  $\mu$ PD77230 contains two phases, and is obtained by dividing the master clock frequency by 2. If desired, the serial input and output clocks can be derived from the master clock by dividing it by 8.

Both a maskable and nonmaskable interrupt are available in the  $\mu$ PD77230. The maskable interrupt can be "memorized," so that if an interrupt occurs while it is in the interrupt disabled condition, then it may be acted upon (or disregarded) at a later time. The status of the interrupts and other aspects of the  $\mu$ PD77230 are determined by or reflected in the 20-bit status register.

#### Serial I/O

The serial input and output circuitry in the  $\mu$ PD77230 is designed for easy interfacing to codecs and other  $\mu$ PD77230s. The input and output circuits are independently clocked by either an internal clock or an external clock up to 5 MHz. The length of the serial input and output data words can be independently programmed to be 8, 16, 24, or 32 bits.

The parallel I/O capabilities in the  $\mu$ PD77230 can be used for external instruction and data memory expansion and for interaction with a host processor. The difference between master mode and slave mode operation must be defined to further discuss the nature of the parallel interface in the  $\mu$ PD77230.

#### Master/Slave Modes

The master mode parallel interface is shown in figure 1. In this mode, the µPD77230 is intended to act as a standalone processor with the parallel interface allowing access to external memory, memory-mapped I/O devices, and/or a system-level bus. Master mode operation allows for external instruction memory expansion and external data memory expansion. There is an 8K external memory space. The lower 4K can be shared between instructions and data, while the upper 4K can be used for data only.

The slave mode parallel interface is shown in figure 2. In this mode, the µPD77230 is a "peripheral" to a host processor. The full 8K external memory space is available for data memory expansion, but instruction memory expansion is not allowed in slave mode. The 8-bit external data bus is used to assemble words in the data register (DR), which can be 8, 16, 24 or 32 bits wide. Communication with the host occurs across the 16-bit host data bus. Word lengths of 16 or 32 bits can be transferred between the µPD77230 and the host. Four pins can be used in slave mode as general-purpose I/O ports: two input pins and two output pins.

Figure 3 shows the functional pin groups in master mode and slave mode.



Figure 1. Master Mode Block Diagram






Figure 2. Slave Mode Block Diagram







Figure 3. Functional Pin Groups



#### Instruction Set

All µPD77230 instructions consist of a single 32-bit word. Figure 4 shows the bit format for the three basic types of instructions.

#### **OP Type Instruction**

This is an ALU operation instruction where 26 different operations may be specified in the upper five bits (figure 4). Pointer modifications may be specified in the CNT field. Transfers may also be specified within an OP instruction by use of the SRC and DST fields. When all fields are specified in an OP instruction, several different tasks are performed at once. The high five bits make up the OP field, summarized in table 1.

Table 2 summarizes the effect on bits in the PSW resulting from ALU operations.

## Control Field [CNT]

This 12-bit field contains specifications for control modes and pointer modifications. Figure 5 summarizes the bit field format, table 3 summarizes the function of CNT field groups, and table 4 summarizes the function of each mnemonic within the 23 groups.

#### P Field

The two-bit P field specifies the source of input to the P register, which is used as an input to the ALU for operations requiring two operands. See table 5.

Figure 4. Instruction Type Formats






Table 1. OP Field Specifications

Mnemonic	OP Field (31-27)	Operation				
NOP	00000	No operation				
INC	00001	Increment				
DEC	00010	Decrement				
ABS	00011	Absolute value				
NOT	00100	Not-one's complement				
NEG	00101	Negate-two's complement				
SHLC	00110	Shift left with carry				
SHRC	00111	Shift right with carry				
ROL	01000	Rotate left				
ROR	01001	Rotate right				
SHLM	01010	Shift left multiple				
SHRM	01011	Shift right multiple				
SHRAM	01100	Shift right arithmetic multiple				
CLR	01101	Clear				
NORM	01110	Normalize				
CVT	01111	Convert floating point format				
ADD	10000	Fixed-point add				
SUB	10001	Fixed-point subtract				
ADDC	10010	Fixed-point add with carry				
SUBC	10011	Fixed-point subtract with borrow				
CMP	10100	Compare (floating point)				
AND	10101	Logical AND				
OR	10110	Logical OR				
KOR	10111	Logical exclusive OR				
ADDF	11000	Floating-point add				
SUBF	11001	Floating-point subtract				

Table 2. Effects of ALU Operations on PSW Flags

ALU		8W	2.		
Operation	OVFE	C	Z	8	OVFM
NOP	*	•	•	*	•
INC	*	\$	\$	\$	\$
DEC	*	\$	\$	s	\$
ABS	*	\$	\$	0	\$+
NOT	*	0	\$	\$	0
NEG	•	S	\$	s	\$+
SHLC	•	\$	\$	\$	0
SHRC	*	S	\$	\$	0
ROL	*	0	*	\$	0
ROR	*	0	•	\$	0
SHLM	*	0	\$	\$	0
SHRM	*	0	\$	s	0

Table 2. Effects of ALU Operations on PSW Flags (cont)

ALU	<u> </u>	Ce	ntents of P	SW	
Operation	OVFE	C	Z	8	OVFN
SHRAM	y	0	\$	s	0
CLR	0	0	1	0	0
NORM (NORM.)	S	0	\$	\$	0
(ROUNDING)	\$ 1	\$	S	S	S
(FLT-FIX)	•	0	\$	S	S
(FIX M.A.)	•	0	\$	S	S
CVT	X	0	\$	\$	0
ADD	•	S	S	S	S
SUB	•	S	\$	S	S
ADDC	•	s	S	\$	\$
SUBC	•	\$	\$	S	\$
СМР	s	S	\$	· s	S
AND		0	\$	\$	0
OR	•	0	\$	\$	0
XOR	•	0	S	\$	0
ADDF	\$	\$	\$	\$	S
SUBF	\$	\$	s	s	S

- \$ Flag will be affected by result of operation.
- 0 Flag will be reset to 0.
- 1 Flag will be reset to 1.
- \* Previous condition of flag will be preserved.
- + If the original data in the mantissa was 80---0H, OVFM = 1 after operation.

Figure 5. Control Field Bit Format






Table 3. Control Field Function Summary

Group	Field	Function	Effective
Interrupt	EM, BM	Enable and disable maskable interrupt, and control interrupt memorization.	-
PSW	FIS	PSW control (select and clear)	•
	FC	Select other PSW	*
Data ROM	RP	Controls ROM pointer operation	-
pointer	RPC	Specifies n value for special manipulation of ROM pointer	-
	RPS	Specifies 9 lower bits of data ROM address	-
Data RAMO	MO	Specifies RAMO addressing mode	-
and RAM1 pointers	M1	Specifies RAM1 addressing mode	-
	DP0	Controls modification of base pointer 0 and index register 0	-
	DP1	Controls modification of base pointer 1 and index register 1	-
	BASE0	Specifies counter length of modulo count operation of base pointer 0	-
	BASE1	Specifies counter length of modulo count operation of base pointer 1	-
Data format conversion	FD	Controls conversion mode for floating point CVT.	*
	WI	Controls transfer format when working register is specified in DST field.	-
	<b>W</b> T	Controls transfer format when working register is specified in SRC field.	-
Normalization specification	NF	Specifies normalization, normalization with rounding, floating-point to fixed-point conversion, or digit alignment.	
Shift specification	SHV	Controls amount of shift for 47-bit mantissa	*
Data memory access	RW	Specifies read/write operation for external memory.	*
	EA	Increments or decrements external address register	*
General-	P2	Controls state of P2 pin	-
purpose output port	P3	Controls state of P3 pin	-
Loop counter	L	Decrements loop counter	-
Jump	NAL	Specifies unconditional local jump address	•

Effective starting with current instruction.

Table 4. Control Field Mnemonic Summary

Operation	Mnemo	nic	Code
EM, BM Field (19-17)		74 (	
Maskable interrupt	EM	ВМ	
No operation	(NOP)	(NOP)	000
Clear booking flag	(NOP)	CLRBM	001
Set booking flag	(NOP)	SETBM	010
Interrupt disabled	Di	(NOP)	011
Interrupt enabled	El	(NOP)	100
Interrupt enabled and clear booking flag	EI	CLRM	101
Interrupt enabled and set booking flag	EI	SETBM	110
Use prohibited	_	_	111

- \* Default: interrupt disabled and clear booking flag.
- Writing (NOP) is not necessary, just useful for remembering the available combinations and their effects.

FIS Field (21-19)		
Flag initialize and select		
No operation	(NOP)	000
Specify PSW 0 for operation (default)	SPCPSW0	001
Specify PSW 1 for operation	SPCPSW1	010
Clear PSW 0	CLRPSW0	100
Clear PSW 1	CLRPSW1	101
Clear PSW 0 and PSW 1	CLRPSW	110
FC Bit (15)		
Flag change operation		
No operation	(NOP)	0
Exchange PSW for operation	XCHPSW	1
RP Field (22, 21)		
ROM pointer modification		
No operation	(NOP)	00
Increment ROM pointer	INCRP	01
Decrement ROM pointer	DECRP	10
Increment specified bit of ROM pointer (that is, add $2^N$ )	INCBRP	11
RPC Field (21-18)		
Specify N for adding 2N to ROM pointer	BITRP imm	(imm)B
*imm (= n) is 0 through 9	1.	
RPS Field (23-15)		

SPCRA imm

(imm)B

Specify immediate ROM address

 $^{*}0 \leq imm \leq 511$ 

<sup>-</sup> Effective starting with next instruction.

Code

0 (imm)B 1 (imm)B



iable 4. Control rield mnemonic Summary (cont)	Table 4.	Control Field Mnemonic Sur	mmary (cont)
--	----------	----------------------------	--------------

\*imm (=n) is 1 through 7; 0 specifies ordinary count

Operation	Mnemenic	Code	Operation	Mnemonic
M0 Field			FD Field	
Specify RAM pointer			Data conversion format specification	
No change in specification	(NON)	00	No change of specification	(NON)
Base pointer 0	SPCBP0	01	Conversion of ASP format to IEEE	SPIE
Index register 0	SPCIX0	10	format (default)	
Base pointer 0 + index register 0 (default)	SPCBI0	11	Conversion of IEEE format to ASP format	IESP
M1 Field	***************************************		Use prohibited	
Specify RAM pointer			Wi Field (18, 17)	
No change in specification	(NON)	00	Specification of transfer format when data is moved from IB to WB	
Base pointer 1	SPCBP1	01	No change of specification	(NON)
Index register 1	SPCIX1	10	Transfer low 24 bits of mantissa to high	
Base pointer 1 + index register 1 (default)	SPCBI1	11	24 bits	
DP0 Field			Ordinary transfer (default)	BWRORD
		<del></del>	Use prohibited	
Pointer modification operation	(100)		WT Field (21-19)	
No operation	(NOP)	000	Specification of transfer format when data	
Increment base pointer 0	INCBP0	001	is moved from WR to IB	(AIOAI)
Decrement base pointer 0	DECBP0 CLRBP0	010	No change of specification	(NON)
Clear base pointer 0			Ordinary transfer (default)	WRBORD
Store base + index to index register 0	STIX0	100	Low 24 bits of mantissa to high 24	WRBL24
Increment index register 0	DECIXO	101	Low 23 bits (bit 23 = 0) to high 24	WRBL23
Decrement index register 0			Exponent part to mantissa low 8 bits	WRBEL8
Clear index register 0	CLRIX0	111	Mantissa low 8 bits to exponent part	WRBL8E
DP1 Field			Exchange high 8 bits of mantissa with low 8 bits of mantissa	WRBXCH
Pointer modification operation			Bit reverse entire mantissa	WRBBRV
No operation	(NOP)	000	NF Field (21-19)	
Increment base pointer 1	INCBP1	001	Normalization format specification	
Decrement base pointer 1	DECBP1	010	No change of specification	(NON)
Clear base pointer 1	CLRBP1	011	Truncating normalization (default)	TRNORM
Store base + index to index register 1	STIX1	100	Rounding normalization	RDNORM
Increment index register 1	INCIX1	101	Convert floating to fixed point	FLTFIX
Decrement index register 1	DECIX1	110	Fixed point multiple alignment	FIXMA
Clear index register 1	CLRIX1	111	(multiple value is in SVR)	
BASE0 Field (21-19)			SHV Field (21-15)	
Specify modulo count number (2N) for incrementing base pointer 0	MCNBP0 imm	(imm)B	Set shift value to SVR	
*imm (=n) is 1 through 7; 0 specifies ordin	ary count		imm bits left shift (default)	SETSVL imm
BASE1 Field (18-16)			imm bits right shift	SETSVR imn
Specify modulo count number (2N) for incrementing base pointer 1	MCNBP1 imm	(imm)B	*0 ≤ imm ≤ 46	



Table 4. Control Field Mnemonic Summary (con-	Tab	le 4	ı.	Control	Field	Mnemonic	Summary	(cont
---	-----	------	----	---------	-------	----------	---------	-------

Operation	Mnemonic	Cede
RW Field (21, 20)		100
Operation for external data memory	Talle Mark	190
No operation	(NOP)	00
Read	RD	01
Write	WR	10
Use prohibited		11
EA Field (22, 21)		
Operation for external address register		
No operation	(NOP)	00
Increment external address register	INCAR	01
Decrement external address register	DECAR	10
Use prohibited		11
P2 Bit (20)		
P2 pin control (slave mode only)		
Clear output port pin 2	CLRP2	0
Set output port pin 2	SETP2	.1
P3 Bit (21)		
P3 pin control (slave mode only)	No.	
Clear output port pin 3	CLRP3	0
Set output port pin 3	SETP3	1
L Bit (16)		
Loop counter operation		
No operation	(NOP)	0

#### NAL Bit (23-15) Local branch; jump to imm address in local block \*0 < imm < 511

Decrement loop counter

Table 5 P Field Specifications

Mnemonic	P Field (14, 13)	Input of P Register
IB	00	Internal bus
М	C1	Multiplier output register
RAMO	10	RAM block 0
RAM1	11	RAM block 1

DECLC

JBLK imm

1

(imm)B

#### Q Field

The three-bit Q field specifies the source of input to the Q register, which is the other of two ALU input registers. See table 6.

Table 6. Q Field Specifications

Mnemenic	Q Field (12-10)	Register	
WR0	000	Working register 0	
WR1	001	Working register 1	All Control
WR2	010	Working register 2	
WR3	011	Working register 3	
WR4	100	Working register 4	
WR5	101	Working register 5	
WR6	110	Working register 6	
WR7	111	Working register 7	

## Source Field

Table 7 lists 32 source registers that may be specified in the source field.

#### **Destination Field**

Table 8 lists 32 destinations that may be specified in the DST field. Note that the LKR0 and KLR1 specifications will simultaneously load, as destinations, both the K and L registers.

#### **Branch Instruction**

The branch instruction type is used for a jump, conditional jump, call, or return. The format of the branch instruction is shown in figure 4. The destination address of the branch is contained in the 13-bit NA field. Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory. The five-bit C field summarized in table 9 determines the nature of the branch.

Note also that an SRC and DST may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

## **LDI** Instruction

Figure 4 shows the format of the LDI instruction type. The 24-bit IM (immediate) field contains the data that will be loaded into the register specified by the DST field. It is also possible to load a 32-bit floating-point number using this instruction in conjunction with the TRE destination field specification.



Table 7.	SRC Field S	Specifications
----------	-------------	----------------

Mnemonic	SRC Field (9-5)	Selected Source Register
NON	00000	No source selected
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Top of stack
M	01000	M register (multiplier output)
ML	01001	Low 24 bits of M register
ROM	01010	Data ROM output
TR	01011	Temporary register
AR	01100	External address register
SI	01101	Serial input register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM block 0
RAM1	11001	RAM block 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
K	11110	K register
L	11111	L register

Table 8. DST Field Specifications

Mnemonic	DST Field (4-0)	Selected Destination Register		
NON	00000	No destination selected		
RP	00001	ROM pointer		
PSW0	00010	Program status word 0		
PSW1	00011	Program status word 1		
SVR	00100	SVR (shift value register)		
SR	00101	Status register		
LC	00110	Loop counter		
STK	00111	Top of stack		
LKR0	01000	L register (RAM 0 to K register)		
KLR1	01001	K register (RAM 1 to L register)		
TRE	01010	Exponent part of temporary register		
TR	01011	Temporary register		
AR	01100	External address register		
S0	01101	Serial output register		
DR	01110	Data register		
DRS	01111	Data register for slave		
WR0	10000	Working register 0		
WR1	10001	Working register 1		
WR2	10010	Working register 2		
WR3	10011	Working register 3		
WR4	10100	Working register 4		
WR5	10101	Working register 5		
WR6	10110	Working register 6		
WR7	10111	Working register 7		
RAM0	11000	RAM block 0		
RAM1	11001	RAM block 1		
BP0	11010	Base pointer 0		
BP1	11011	Base pointer 1		
IX0	11100	Index register 0		
IX1	11101	Index register 1		
K	11110	K register		
L	11111	L register		



Table 9. Branch Condition Summary (C Field)

Mnemonic	C Field (14-10)	Jump with Condition	
JMP	00000	Jump unconditionally	
CALL	00001	Subroutine call	
RET	00010	Return from interrupt or subroutine	
JNZRP	00011	Jump if ROM pointer not zero	
JZ0	00100	Jump if zero flag 0 is set	
JNZ0	00101	Jump if zero flag 0 is reset	
JZ1	00110	Jump if zero flag 1 is set	
JNZ1	00111	Jump if zero flag 1 is reset	
JC0	01000	Jump if carry flag 0 is set	
JNC0	01001	Jump if carry flag 0 is reset	
JC1	01010	Jump if carry flag 1 is set	
JNC1	01011	Jump if carry flag 1 is reset	
JS0	01100	Jump if sign flag 0 is set	
JNSO	01101	Jump if sign flag 0 is reset	
JS1	01110	Jump if sign flag 1 is set	
JNS1	01111	Jump if sign flag 1 is reset	
JA0	10000	Jump if overflow flag 0 is set	
JNVO	10001	Jump if overflow flag 0 is reset	
JV1	10010	Jump if overflow flag 1 is set	
JNV1	10011	Jump if overflow flag 1 is reset	
JEV0	10100	Jump if exponent overflow flag 0 is se	
JEV1	10101	Jump if exponent overflow flag 1 is se	
JNFSI	10110	Jump if SI register is not full	
JNES0	10111	Jump if SO register is not empty	
JIP0	11000	Jump if input port 0 is on	
JIP1	11001	Jump if input port 1 is on	
JNZIX0	11010	Jump if index register 0 nonzero	
JNZIX1	11011	Jump if index register 1 nonzero	
JNZBP0	11100	Jump if base pointer 0 nonzero	
JNZBP1	11101	Jump if base pointer 1 nonzero	
JRDY	11110	Jump if ready is on	
JROM	11111	Jump if request for master is on	

# **System Configurations**

The  $\mu$ PD77230 may be configured in a variety of ways, from simple systems to complex. Figure 6 is the simplest example showing the  $\mu$ PD77230 as a standalone processor performing a preset filtering function. The only other devices needed are A/D and D/A converters, which can be a single-chip combo device as shown in the figure plus necessary clock and timing circuitry. Figure 7 shows the same stand-alone operation with external memory and memory-mapped I/O to implement various control functions along with processing the signal itself.

Figure 6. Stand-Alone µPD77230 with Codec




Figure 7. Stand-Alone µPD77230 with Codec, External Memory, and I/O




Figure 8 shows a  $\mu$ PD77230 in a slave mode as a peripheral to a host processor. Note that in slave mode, the  $\mu$ PD77230 can still be the "master" of its local bus with the four general purpose I/O pins available for use.

Figure 9 shows how to cascade multiple  $\mu$ PD77230s to increase system throughput. The cascading is done by using only the serial ports so that the  $\mu$ PD77230s themselves can be in any mode of operation desired. For example, they may all be in master mode, they may all be slaves to the same host processor, they may all be slaves to different hosts, or one may be the master with the others as slaves to it.

Figure 10 shows an arbitrarily large system with cascading master mode and slave mode  $\mu$ PD77230s. In this example, the master  $\mu$ PD77230 might do little actual signal processing. Instead, it will be an overall system controller gathering information from inputs in



the I/O block, from the slave  $\mu$ PD77230 I/O ports, and from its own processing of the signal. It will then control the other  $\mu$ PD77230s and the system outputs of the I/O block.

## **Support Tools**

The  $\mu$ PD77230 has a wide variety of development and software support tools. Both absolute and relocatable assemblers, with powerful pre-assembler options, are available. In addition, a software simulator and incircuit emulator will aid the designer in performance evaluation and hardware integration. The software tools options are as follows:

• Assembler: CP/M-86, VAX VMS, VAX UNIX

Simulator: VAX VMS, VAX UNIX

Figure 8. Slave µPD77230 as Peripheral to Host Processor




Figure 9. µPD77230s Cascaded Through Serial I/O Ports







Figure 10. Large System with Many Options





#### Description

The  $\mu$ PD7730 speech encoder/decoder (SED) is a dedicated processor that encodes pulse coded modulation (PCM) data into adaptive differential pulse coded modulation (ADPCM) data, and decodes ADPCM data into PCM data. By using the ADPCM coding technique, the  $\mu$ PD7730 effectively reduces the bandwidth of a speech signal to less than half that of the conventional PCM method without sacrificing speech quality.

The  $\mu$ PD7730 accepts PCM data through its serial interface. The serial interface can be connected directly to a single-chip coder/decoder (CODEC) for digital  $\mu$ -law PCM I/O or to a general purpose A/D-D/A converter for linear PCM code. The  $\mu$ PD7730 interfaces to the host CPU through a standard microprocessor bus interface. The  $\mu$ PD7730 acts as a complex peripheral device and is controlled and programmed from the host processor. ADPCM data is transferred between the  $\mu$ PD7730 and the host processor through the parallel bus.

The  $\mu$ PD7730 encodes/decodes toll quality speech at 32 kbps. It integrates NEC's speech coding expertise with a high-performance signal processor. It is ideal for office automation applications, such as voice store and forward systems, and for various telecommunication applications. It reduces voice transmission bandwidth and voice storage requirements by half (from 64 kbps to 32 kbps).


#### **Features**

- ☐ Toll quality speech at 32 kbps (meets CCITT recommendation G.712)
- Program selectable bit rate: 32 kbps or 24 kbps
   Program selectable PCM data format: μ-law or linear
- ☐ Standard microprocessor interface to the host CPU
- ☐ Direct serial interface to a CODEC
- Speech detection interface capability
- □ NMOS technology
- ☐ Single +5 V power supply

#### Ordering Information

Part Number	Package Type	Max Frequency of Operation
µPD7730C	28-pin plastic DIP	8.192

## Pin Configuration



#### Pin Identification

No.	Symbol	Function	
1	NC	No connection	
2	PU	Pull up to V <sub>DD</sub>	
3	IC	Internal connection	
4	DRQ	Data request output	
5	DET	Signal detect output	
6-13	D <sub>0</sub> -D <sub>7</sub>	I/O data bus	
14	GND	Ground	
15	CLK	Clock input	
16	RST	Reset input	
17	SMPL	Sample input	
18	SCK	Serial clock input	
19	SIEN	Inputs serial input enable	
20	SOEN	Inputs serial output enable	
21	SI	Serial input	
22	S0	Serial output	
23	SORQ	Serial output request	
24	WR	Write signal input	
25	RD	Read signal input	
26	ĊS	Chip select input	
27	A <sub>0</sub>	Register select input	
28	V <sub>DD</sub>	Power supply	



#### Pin Functions

## D<sub>0</sub>-D<sub>7</sub> (Data Bus)

Three-state I/O lines that interface with the host CPU data bus.

#### CS (Chip Select)

This input enables the RD and WR signals.

## A<sub>0</sub> (Register Select)

This input selects the  $\mu PD7730$  internal registers. A high input selects the status register. A low input selects the data register.

#### **DRQ** (Data Request)

This output requests data transfer between the  $\mu$ PD7730 and host CPU. In encoder mode, an ADPCM data read is requested. In decoder mode, an ADPCM data write is requested. (DRQ will not work unless encoder or decoder mode is specified.) The data request status can also be checked by polling the RQM bit of the status register.

#### **DET (Signal Detect)**

This output is asserted when the input audio signal level exceeds the threshold level specified.

#### WR (Write Signal)

This input controls data transfer from the host CPU to the µPD7730.

#### RD (Read Signal)

This input controls data transfer from the  $\mu PD7730$  to the host CPU.

## SMPL (Sample)

This input determines the rate at which the  $\mu$ PD7730 processes ADPCM data. This rate must equal the sampling clock of the A/D-D/A converter. SMPL must be active for the  $\mu$ PD7730 to recognize an operation command.

## SCK (Serial Clock)

This input provides timing for transfer of serial data to/from the A/D-D/A converter.

## Si (Serial input)

Serial data input.

## SIEN (Serial Input Enable)

This input enables data transfer on the SI pin. If not used, tie to SOEN. SIEN must be asserted for the µPD7730 to recognize an operation command.

## SO (Serial Output)

Serial data output.

# **SORQ (Serial Output Request)**

This output indicates that serial request output data is ready for transfer at the SO pin.

## **SOEN (Serial Output Enable)**

This input enables data transfer on the SO pin. If not used, tie to SIEN.

#### CLK (Clock)

8.192 MHz TTL clock input.

## **RST (Reset)**

A high input to this pin initializes the μPD7730.

#### VDD

+5 V power supply.

#### PU (Pull up)

Pull this pin up to VDD.

## GND (Ground)

Connection to ground.

#### IC (Internal Connection)


This pin is connected internally and should be left open.

## NC (No Connection)

This pin is not connected.



#### **Block Diagram**



## **Functional Description**


The µPD7730 has the following functional units:

- A/D-D/A interface
- PCM/ADPCM encoder/decoder
- Controller
- Data register
- Status register
- Host CPU interface

The ADPCM method is a medium bandwidth coding technique that represents speech waveforms. The specific ADPCM used employs a robust adaptation scheme for a quantizer and predictor to withstand transmission bit errors. Figure 1 shows the block diagram of the algorithm. The algorithm uses a backward adaptive quantizer and a fixed predictor so it never generates unstable poles in a decoder transfer function. This approach guarantees the stability of the decoder even with transmission errors.

The  $\mu$ PD7730 can operate in either encoder or decoder mode, and can only be set to one of the two modes at a time; it cannot handle simultaneous encoding and decoding. In encoder mode, the  $\mu$ PD7730 accepts either linear or  $\mu$ -law PCM data from its serial voice interface, encodes it to ADPCM data format, and passes the ADPCM data through the parallel data bus to the host system. In decoder mode, the  $\mu$ PD7730 receives ADPCM data from the host CPU, decodes it to either linear or  $\mu$ -law format, and sends it to the output port of the serial interface.

Figure 1. Algorithm Block Diagram



The  $\mu$ PD7730 has serial interfaces that can connect directly to a single-chip PCM CODEC. It interfaces easily to a host CPU through its parallel bus. With its standard microprocessor bus interface, the  $\mu$ PD7730 can be viewed as a complex peripheral circuit. Figure 2 shows a typical system configuration.

#### **Operational Description**

#### Power-on and Reset


The  $\mu$ PD7730 operates on a single-phase, 50-50 duty cycle clock at 8 MHz. At power-on, asserting the RST pin for at least 3 clock cycles initializes the device. making it ready for an operation command from the host CPU. After the  $\mu$ PD7730 receives the command, it stays in the specified operational mode until the next hardware reset (high level on RST). Thus, to change the  $\mu$ PD7730 into different modes, reset it before writing an operation command.

#### Host CPU Interface

In order to transfer ADPCM data, commands, and status, the  $\mu PD7730$  interfaces with the host CPU via  $D_0\text{-}D_7$ . Further communication is through control lines  $\overline{\text{CS}}$ ,  $A_0$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{RD}}$ .  $\overline{\text{CS}}$  enables  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ .  $A_0$  selects either the data or status register. A low input to  $A_0$  selects the data register. This read/write register handles both commands and ADPCM data transfer. A high input to  $A_0$  selects the status register, a read-only register that the CPU reads to determine the state of the  $\mu PD7730$ .



Figure 2. Typical System Configuration



## Parallel I/O Operation

Table 1 shows the status of the  $\overline{CS}$ ,  $A_0$ ,  $\overline{WR}$ , and  $\overline{RD}$  pins during parallel I/O operation.

## Status Register

Figure 3 shows the format of the status register.

# **Operation Command**

Following a power-on reset, the host CPU polls the RQM bit in the status register. When the RQM bit is set, the host CPU can send an operation command to the data register, as shown in figure 4.

Table 1. Control Line States

C3	A <sub>0</sub>	Wi	M	Function
1-	X	Х	Х	No effects on internal operation.
X	X	1	1	D <sub>0</sub> -D <sub>7</sub> are high impedance.
0	0	0	1	Data from $D_0$ - $D_7$ is latched to the data register.
0	0	1	0	Contents of the data register are out- put to D <sub>0</sub> -D <sub>7</sub> .
0	1	0	1 /	Illegal operation.
0	1	1	0	Contents of the status register are output to D <sub>0</sub> -D <sub>7</sub> .

#### Note:

X = don't care



Figure 3. Status Register Format





Figure 4. Operation Command




## **Threshold Data**

If the operation command places the  $\mu PD7730$  in encoder mode, the next two bytes sent to the data register are the threshold data. The RQM bit establishes the data transfer signaling. In decoder mode, no threshold data is expected. The threshold data sets the level of the audio signal at which the DET pin is asserted. Figure 5 shows the format for the threshold data.

The  $\mu PD7730$  asserts DET when the serial input audio signal exceeds the threshold level specified by the threshold data. Many silent segments exist in normal speech signals; memory storage can be used more efficiently if these segments are omitted. The host

Figure 5. Threshold Data



CPU can perform silent segment compression by using DET. The energy levels of 16 previous audio samples determine the state of DET. Thus DET changes at a 2 ms (16 x 8 kHz sampling) time frame. Bit 5 of the status register reflects the state of DET.




#### **ADPCM Data**

In encoder mode, the  $\mu$ PD7730 generates one ADPCM sample (3 or 4 bits long) for each PCM sample input (8 or 16 bits long). In decoder mode, the reverse operation is performed: the  $\mu$ PD7730 generates one PCM sample for each ADPCM sample input. To allow efficient data transfer to and from the host CPU, two ADPCM samples are packed into one byte and transferred at the rate of 1 byte per every 2 samples. Figure 6 illustrates the ADPCM data formats for 3 bits/sample and 4 bits/samples.

The DRQ pin initiates ADPCM data transfer. In encoder mode, this pin is asserted when ADPCM data in the data register is ready to be read by the CPU. This pin is cleared after the host CPU reads the data, and is reasserted when the next byte of ADPCM data becomes available. In decoder mode, this pin serves as the data request to the host for the next byte of ADPCM data to be sent to the data register. After the host CPU writes the ADPCM data, this pin is cleared. The host CPU cannot send another byte to the  $\mu$ PD7730 until this pin is set again. (Note that the DRQ pin will not work until the  $\mu$ PD7730 is placed in encoder or decoder mode.)

An alternate way to establish the ADPCM data transfer handshake is to poll the RQM bit in the status register. The RQM bit is set when transfer to the host is requested for ADPCM data, and in using the operation command. When the host read/write is complete, RQM is reset.

Figure 6. ADPCM Data Format



#### Serial PCM Interface

The serial PCM interface can be connected directly to a CODEC. SMPL, SCK, SIEN, SI, SORQ, SOEN, and SO control the PCM interface.


SMPL is the sampling clock input. This signal must equal the frequency of the sampling clock of the CODEC or the A/D-D/A interface. SMPL is asserted after the completion of serial data transfers. Thus SMPL signals the µPD7730 firmware to initiate processing of the next byte of ADPCM data. SMPL is rising-edge triggered, but must be held high for at least 8 clock cycles. Since it is edge-triggered, SMPL does not need to be released until the next sampling cycle.

SCK determines the timing of the serial input and output. When the µPD7730 has data to send to the serial interface, SORQ goes high. The data is then clocked out to the SO pin serially at the falling edge of SCK, to be valid for the next rising edge. When serial data is ready to be sent to the µPD7730, SIEN is asserted externally, and data at the SI pin is clocked in at the rising edge of SCK.

Figure 7 illustrates an example of the serial interface using a combined filter and CODEC (COMBO) chip. the  $\mu$ PD9516. This chip provides both the low pass filtering function and the conversion from an analog signal to digital PCM  $\mu$ -law representation. The timing controller provides the proper timing relationship between the COMBO and the  $\mu$ PD7730.



Figure 7. Serial Interface Using a COMBO



# Absolute Maximum Ratings\*

Supply voltage, Von	-0.5 V to +7.0 V
Input voltage, Vi	-0.5 V to +7.0 V
Output voltage, V <sub>0</sub>	-0.5 V to +7.0 V
Operating temperature	-10°C to +70°C
Storage temperature	-65°C to +150°C

\*Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Capacitance

 $T_A = 25$ °C,  $V_{DD} = 0$  V

			Limits			Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
CLK, SCK capacitance	C <b>¢</b>			20	pF	
Input capacitance	CI		-	10	pF	fc = 1 M=:
Output capacitance	Co			20	pF	



#### **DC** Characteristics

 $T_A = -10^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = +5 \text{ V } \pm 5\%$ 

		Limits				Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage low	V <sub>iL</sub>	-0.5		0.8	٧	
Input voltage high	VIH	2.0		V <sub>CC</sub> + 0.5	٧	
CLK input voltage low	V∳L	-0.5		0.45	٧	
CLK input voltage high	V <sub>\$</sub> H	3.5		V <sub>CC</sub> +0.5	٧	
Output voltage low	VOL			0.45	٧	$I_{OL} = 2.0 \text{ m/s}$
Output voltage high	V <sub>OH</sub>	2.4			٧	i <sub>OH</sub> = -400 μA
Input leakage current low	I <sub>LIL</sub>			- 10	μΑ	V <sub>I</sub> = 0 V
Input leakage current high	ILIH			10	μΑ	$V_1 = V_{DD}$
Output leakage current low	LOL			- 10	μΑ	$V_0 = 0.47 \text{ V}$
Output leakage current high	ILOH			10	μА	$v_0 = v_{DD}$
Supply current	IDD		180	280	mA	

#### **AC Characteristics**

 $T_A = -10^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = 5 \text{ V } \pm 5\%$ 

			Limits			Test
Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK cycle time	∳CY	122		2000	ns	
CLK pulse width	<b>♦</b> D	60			ns	
CLK rise time	<b>†</b> r			10	ns	(1)
CLK fall time	†f			10	ns	(1)
A <sub>0</sub> , <u>CS</u> set time for RD	t <sub>AR</sub>	0	-		ns	
$A_0$ , $\overline{CS}$ hold time for $\overline{RD}$	t <sub>RA</sub>	0			ns	
RD pulse width	t <sub>RR</sub>	250			ns	
A <sub>0</sub> , CS set time for WR	t <sub>AW</sub>	0			ns	
A <sub>0</sub> , CS hold time for WR	t <sub>WA</sub>	0			ns	
WR pulse width	tww	250			ns	
Data set time for WR	t <sub>DW</sub>	150			ns	
Data hold time for WR	two	0			ns	
RD, WR recover- ing time	t <sub>RV</sub>	250			ns	
SCK cycle time	tscy	480		DC	ns	
SCK pulse time	t <sub>SCK</sub>	230			ns	
SCK rise time	trsc			20	ns	
SCK fall time	trsc			20	ns	

# **AC Characteristics (cont)**

 $T_A = -10^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = 5 \text{ V } \pm 5\%$ 

			Limits			Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
SOEN set time for SCK	tsoc	50		t <sub>SCY</sub> -30	ns		
SOEN hold time for SCK	tcso	30		1 <sub>SCY</sub> - 50	ns		
SIEN, SI set time for SCK	t <sub>DC</sub>	55		t <sub>SCY</sub> - 30	ns		
SIEN, SI hold time for SCK	tco	30		t <sub>SCY</sub> - 55	ns		
SIEN, SOEN pulse width high	t <sub>HS</sub>	122		<b>∳</b> CY			
RST pulse width	trst	4		<b>♦</b> CY			
SMPL pulse width	tsmpl	8		<b>∳</b> CY			
Delay time between SMPL and SIEN (SOEN)	t <sub>DX</sub>	-1	0	1	μS		
Data access time for RD	t <sub>RD</sub>			150	ns	C <sub>L</sub> = 100 p	
Data float time for RD	tor	10		100	ns	C <sub>L</sub> = 100 p	
SORQ delay	t <sub>DRQ</sub>	30		150	ns	C <sub>L</sub> = 50 p	
SO delay time	†DCK			150	ns		
SO delay time for SORQ	tozro	20		300	ns		
SO delay time for SCK	Tozsc	20		300	ns		
SO delay time for SOEN	†DZE	20		180	ns		
SO float time for SOEN	tHZE	20		200	ns		
SO float time for SCK	tHZSC	20		300	ns		
SO float time for SORQ	tHZRQ	70		300	ns		


## Note:

(1) AC timing measuring point voltage = 1.0 V and 3.0 V




#### **Timing Waveforms**


#### Clock




#### Reset




#### Read Operation




#### Sample




# Read/Write Cycle Timing



#### Write Operation




# AC Waveform Measurement Points (except CLK)






# Timing Waveforms (cont)


#### Serial Input/Output Timing




# Serial Input Timing



# Serial Output Timing







#### Description

The  $\mu$ PD7755 and  $\mu$ PD7756 are speech synthesis LSI devices that utilize the adaptive differential pulse coded modulation (ADPCM) coding method to produce high-quality, natural speech synthesis. By combining phoneme classification with the ADPCM method, the device achieves a compressed bit rate that can synthesize sound effects and melodies in addition to speech sound. A built-in speech data ROM allows synthesis of messages up to 12 seconds ( $\mu$ PD7755) or 30 seconds ( $\mu$ PD7756) long. A wide range of operating voltages, a compact package, and a standby function permit application of the  $\mu$ PD7755/56 in a variety of speech synthesis systems, including battery-driven systems.


#### **Features**

- ☐ High quality speech synthesis using ADPCM method
   ☐ Low bit rates (8K to 32K bps) realized by combined use of ADPCM and phoneme methods
- □ D/A converter with 9-bit resolution, unipolar current waveform output
- ☐ Built-in speech data ROM,
  - μPD7755: 96K bits
  - μPD7756: 256K bits
- ☐ Standby function
- Current consumption in standby mode: 1 μA typ (V<sub>DD</sub> = 3 V)
- Circuit to eliminate popcorn noise when entering or releasing standby mode
- ☐ Wide operating voltage range: 2.7 to 5.5 V
- ☐ CMOS technology ☐ 18-pin plastic DIP
- \_ ... p.....

# **Ordering Information**

Part Number	Package Type	ROM Capacity	Max Frequency of Operation
μPD7755C	18-Pin plastic DIP	96K bits	650 kHz
μPD7756C	18-Pin plastic DIP	256K bits	650 kHz

#### **Pin Configuration**



#### Pin Identification

No. Symbol		Name
15-18, 1-4	10-17	Message select code input
5	REF	D/A converter reference current input
6	AV0	Analog voice output
7	BUSY	Busy output
8	RESET	Reset input
9	GND	Ground
10	V <sub>DD</sub>	Power
11, 12	X2, X1	Clock
13	ĊS	Chip select input
14	ŜŦ	Start input

#### **Pin Functions**

#### 10-17 [Message Select Code]

 $I_0$ - $I_7$  input the message number of the message to be synthesized. The inputs are latched at the rising edge of the  $\overline{ST}$  input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

# CS [Chip Select]

When the CS input goes low, ST is enabled.

#### ST [Start]

Setting the  $\overline{ST}$  input low while  $\overline{CS}$  is low will start speech synthesis of the message in the speech ROM locations addressed by the contents of  $I_0$ - $I_7$ . If the device is in standby mode, standby mode will be released.



# **BUSY** [Busy]

BUSY outputs the status of the µPD7755/56. It goes low during speech decode and output operations. When ST is received, BUSY goes low. While BUSY is low, another ST will not be accepted. In standby mode, BUSY becomes high impedance. This is an active low output.

#### AVO [Analog Voice Output]

AVQ outputs synthesized speech from the D/A converter. This is a unipolar sink-load current.

#### RESET [Reset]

The RESET input initializes the chip. Use RESET following power-up to abort speech synthesis or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode. RESET must remain low at least 12 more clocks after clock oscillation stabilizes.

#### X1, X2 [Clock]

Pins X1 and X2 should be connected to a 640 kHz ceramic oscillator. In standby mode, X1 goes low, and X2 goes high.

#### REF [D/A Converter Reference Current]

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to V<sub>DD</sub> via a resistor. In standby mode, REF becomes high impedance.


#### GND [Ground]

Ground.

## V<sub>DD</sub> [Power]

+5 V power supply.

#### **Block Diagram**





#### Operational Description

The clock pins should be connected to a ceramic oscillator at 640 kHz.

The  $\overline{RESET}$  input pin is used to initialize the  $\mu PD7755/56$ . To reset, assert the pin for a minimum of 12 oscillator clock cycles.

The  $\mu$ PD7755/56 can operate with a wide range of supply voltages: 2.7 to 5.5 V. It also has a standby function; it goes to a standby mode when it has been idle (that is, when  $\overline{CS}$ ,  $\overline{ST}$ , or  $\overline{RESET}$  have not been asserted) for more than 3 seconds. The  $\mu$ PD7755/56 will automatically release from standby mode when  $\overline{CS}$  and  $\overline{ST}$  are asserted again, or when  $\overline{RESET}$  is asserted.

The  $\mu$ PD7755/56 has a very simple message selection interface. A  $\mu$ PD7755/56 can store a maximum of 256 different messages and up to 12 ( $\mu$ PD7755) or 30 ( $\mu$ PD7756) seconds of speech. The message is selected by using the input pins  $1_0$ - $1_7$ . The input selection is latched at the rising edge of  $\overline{ST}$  when  $\overline{CS}$  is asserted. When  $\overline{ST}$  is asserted,  $\overline{BUSY}$  will go low until the selected audio speech output is completed. While  $\overline{BUSY}$  is low, a new  $\overline{ST}$  will not be accepted.

The  $\mu$ PD7755/56 has an internal D/A converter that is a unipolar, current-output type with 9-bit resolution. The output current of the D/A can be controlled by the voltage applied at the REF pin.

# **Absolute Maximum Ratings**

T <sub>A</sub> = 25 °C	· · · · ·
Supply voltage, V <sub>DD</sub>	-0.3 to +7.0 V
Input voltage, V <sub>i</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
Output voltage, V <sub>0</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
Operating temperature, TOPT	-10 to +70°C
Storage temperature, T <sub>STG</sub>	-40 to +125°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Capacitance

TA = 25 °C

		Test				
Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input pin capacitance	Cı			10	pF.	tc = 1 MHz
Output pin capacitance	C <sub>0</sub>			20	pF	

#### **DC** Characteristics

 $T_A = -10 \text{ to } +70 \,^{\circ}\text{C}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$ 

			Limits			Test
Parameter	Symbol	Min	Typ	Max	Vait	
Input voltage high	V <sub>IH</sub>	0.7 V <sub>DD</sub>		V <sub>DD</sub>	٧	Common to IO-I7, ST. CS, RESET
Input voltage low	V <sub>IL</sub>	0	i.	0.3 V <sub>DD</sub>	٧	Common to I <sub>0</sub> -I <sub>7</sub> , ST. CS. RESET
Output voltage high	V <sub>OH</sub>	V <sub>DD</sub> -0.5		V <sub>DD</sub>	٧	BUSY. I <sub>OH</sub> = -100 μA
Output voltage low	V <sub>OL</sub>	0		0.5	٧	BUSY. I <sub>OL</sub> = 200 μA
Input leakage current	l <sub>LI</sub>			±3	μΑ	Common to $I_0$ - $I_7$ , $\overline{ST}$ . $\overline{CS}$ . $0 \le V_{IN}$ $\le V_{DD}$ (in standby mode:
Output leakage current	lLO			±3	μΑ	$\overline{\text{BUSY}}$ . $0 \le V_0 \le V_{DD}$ (in standby model)
Supply current	I <sub>DD1</sub>		0.8	2	mΑ	-
	I <sub>DD2</sub>		1	20	μA	Standby mode
	loos		250	600	μΑ	$2.7 \leq V_{DD} \leq 3.3$
	I <sub>DD4</sub>		1	10	μΑ	$2.7 \le V_{DD} \le 3.3$ in standby mode
Reference input high current	I <sub>REF1</sub>	140	250	440	μΑ	$V_{DD} = 2.7$ . $R_{REF} = 0 \Omega$
area (1)	IREF2	500	760	1200	μΑ	$V_{DD} = 5.5$ . $R_{REF} = 0 \Omega$
Reference input low current	IREF3	21	35	37	μΑ	$V_{DD} = 2.7$ , $R_{REF} = 50 \text{ k}\Omega$
area (1)	I <sub>REF4</sub>	68	78	88	μΑ	$V_{DD} - 5.5 \text{ V}.$ $R_{REF} = 50 \text{ k}\Omega$
D/A converter output current (1)	lavo	32I <sub>REF</sub>	34I <sub>REF</sub>	36I <sub>REF</sub>	μΑ	$2.7 \le V_{DD} \le 5.5$ $V_{AVO} = 2.0$ . D/A input = 1FFH
D/A converter output leakage current	I <sub>LA</sub>			±5	μΑ	$0 \le V_{AVO} \le V_{DD}$

#### Note:

(1) See figure 1.



AC Characteristics  $T_A = -10^{\circ}$  to +70°C;  $V_{DD} = 2.7$  to 5.5 V;  $f_{osc} = 640$  kHz

			Limits	400		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
ST pulse	t <sub>CC1</sub>	2			μS	
width	tcc2	350			ns	$4.5 < V_{DO} < 5.5$
Data set	t <sub>DW1</sub>	2			μS	-
time	t <sub>DW2</sub>	350			ns	$4.5 < V_{DD} < 5.5$
Data hold time	t <sub>WD</sub>	0			ns	
CS set-up time	tcs	0			ns	
CS hold time	tsc	0			ns	
CLK frequency	fosc	630	640	650	kHz	
BUSY	t <sub>SB0</sub>		6.25	10	μS	Operation mode
output time (from ST and/or CS)	tsas		4	80	ms	Standby mode, including oscillation start time(1)
Speech output	t <sub>SS0</sub>		2.1	2.2	ms	Operation mode (from BUSY)
start time	tsss		2.1	2.2	ms	Standby mode
D/A converter set-up time	† <sub>DA</sub>		46.5	47	ms	Entering/ releasing standby mode
BUSY float time	t <sub>BF</sub>			15	μS	From end of speech output
Standby transition time	tstb		2.9	3	s	From end of speech output

#### Note:

(1) Ceramic resonators: Kyocera Corp. KBR-640B (C1 = C2 = 150 pF). See figure 2.

#### **AC Waveform Measurement Points**




Figure 1. Measuring Diagram for IREF and IAVO






Figure 2. External Oscillator






# **Timing Waveforms**


# Standby Mode



# Operating Mode (ST Input Pulse Mode)



# Operating Mode (ST Input Hold Low Mode)







#### Description

The  $\mu$ PD7759 is a speech synthesis device that utilizes the adaptive differential pulse coded modulation (ADPCM) coding method to produce high-quality, natural speech synthesis. By combining phoneme classification with the ADPCM method, the device achieves a compressed bit rate that can synthesize sound effects and melodies in addition to speech sound. The  $\mu$ PD7759 can directly address up to 1M bits of external data ROM, or the host CPU can control the speech data transfer. The  $\mu$ PD7759 is also suitable for applications requiring small production quantities, long synthesized messages, and for emulating the  $\mu$ PD7755/7756.

#### **Features**


- ☐ High-quality speech synthesis using ADPCM method
- ☐ Low bit-rates (8 to 32 kb/s) realized by combined use of ADPCM and phoneme methods
- ☐ D/A converter with 9-bit resolution, unipolar current waveform output
- ☐ Up to 1M bits addressing for external data ROM
- ☐ Standby function☐ Circuit to eliminate popoorn noise when entering
- or releasing standby mode

  ☐ Wide operating voltage range: 2.7 to 5.5 V
- ☐ CMOS technology

#### Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD7759C	40-pin plastic DIP	650 kHz

#### **Pin Configuration**




#### Pin Identification


No.	Symbol	Function			
35-39 and 1-3	ASD <sub>0</sub> -ASD <sub>7</sub>	Higher 8 bits of address output/ speech data input (multiplexed)			
4-11	10-17	Specifies message number; input			
12	AEN/WR	Address valid output			
13	SAA	Directory data output address valid			
14	DRQ	Data request output signal			
15	ALE	High address latch enable output signal			
16	REF	Input reference current for DAC			
17	AV0	Speech output (analog)			
18	BUSY	Chip busy output			
19	RESET	Initializes device; input			
20	GND	Ground			
21	MD	Mode select input (standalone/slave)			
22	<u>\$</u> T	Start synthesis strobe; input			
23, 24	X1, X2	Ceramic resonator clock terminals			
25	<del>C</del> S	Chip select input			
26-34	A <sub>0</sub> -A <sub>8</sub>	Lower 9 bits of address output for speech data			
40	V <sub>DD</sub>	Power supply, +5 V (typical)			



# Sample Circuit: CPU and the $\mu$ PD7759 Directly Accessed PROM



# Sample Application Circuit for the $\mu PD7759$



# D/A AND A/D CONVERTER

# D/A and D/A Converters

Digital-to-Analog	
μPC603 6-Bit High-Performance D/A Converter	10.3
μPC610 10-Bit Polarized D/A Converter	10.11
μPC624 8-Bit High-Speed Multiplying D/A converter	10.19
μPC6012 12-Bit High-Speed Multiplying D/A Converter	10.29
μPD6900 8-Bit CMOS Video D/A Converter	10.37
µPD6901 6-Bit CMOS Video D/A Converter	10.41
μPD6902 8-Bit CMOS Video D/A Converter	
μPD7011 8-Bit NMOS D/A Converter	10.49
Analog to Plaitel	
Analog-to-Digital	10.57
μPD6950 8-Bit CMOS Video A/D Converter	10.57
μPD6951 6-Bit CMOS Video A/D Converter	
μPD7001 8-Bit CMOS Serial Output A/D Converter	10.65
μPD7002 10-Bit CMOS Integrating A/D Converter	10.75
uPD7003 8-Bit CMOS High-Speed A/D Converter	10.85
uPD7004 10-Bit CMOS Successive Approximation AD/Converter	10.95
Application Note µPD7003/7004	
Sample-and-Hold	
	10 122
μPC398 Monotithic Sample-and-Hold Circuit	10.133



#### Description

The  $\mu$ PC603 is a monolithic digital-to-analog converter designed to convert 6-bit binary coded decimal signals to an analog output voltage signal. The reference voltage, weighted current source, current switch, and output op-amp, are all integrated on board the device.

#### **Features**

1	Linearity error: 0.4% (1/4 LSB of 6-bit) max
1	Response speed: 3 µs max
1	☐ Temperature coefficient at full speed: 160 ppm/°
	max

□ Input level TTL, DTL level, active low

- ☐ The output voltage range can be applied to any of the 3 following ranges: 0 to 10 V, −5 to +5 V, −10 to +10 V
- ☐ Built-in output short-circuit protection
- Possesses a linearity equivalent to that of a 7-bit converter, and can be used as a 7-bit D/A converter by the addition of external circuits
- ☐ Pin-for-pin compatible with PMI's "DAC-01C"

## **Ordering Information**

Part		Operating Temperature
Number	Package	Range
μPC603D	Ceramic DIP	-20°C to +80°C


# **Absolute Maximum Ratings**

 $T_A = 25$ °C

Voltage Between V $^+$ and V $^-$	±18 V
Power Dissipation	500 mW
Input Voltage	-0.7 to +6 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to +80°C
Storage Temperature Range	-55 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Pin Configuration**




#### Pin Identification

Pin	Name	Function
ı	MSB	Data Bit 1
2	2nd	Data Bit 2
3	3rd	Data Bit 3
1	4th	Data Bit 4
5	5th	Data Bit 5
6	LSB	Data Bit 6
7	V+	Power Supply Positive
3	Analog Output	
)	Ground	Power Supply Ground
0	F.S. Range	Full Scale Range Setting
11	Current Adder	
12	Bipolar/Unipolar	Bipolar/Unipolar Control
3	V-	Power Supply Negative
14	F.S. Adj.	Full Scale Adjust



# **Equivalent Circuit**





#### **Electrical Characteristics**

 $T_A = +25$ °C,  $V^{\pm} = \pm 15 \text{ V}$ 

			Limits		market in the second of the se	
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Linearity Error	. NL			0.4	%FSR	Fig. 1, 2, 3
				0.45	%FSR	Fig. 1, 2, 3; T <sub>A</sub> = -20 to +80 °C
Full Scale Temperature Coefficient (Note 2)	ΔIFS IFS-ΔT		80	160	ppm/°C FSR	Fig. 1 each bit "ON" after FS adjust $T_A = -20 \text{ to } +80^{\circ}\text{C}$
Analog Output Offset Voltage:				***************************************		
Unipolar				25	mV	Fig. 1 each bit "OFF" without FS adjust $T_A = -20$ to $+80$ °C
Bipolar (Note 3)			50		mV	Fig. 2; ±5 V output without FS adjust
orporar (note of			100		mV	Fig. 3; $\pm 10$ V output without FS adjust
Low Level Input Voltage (Note 4)	VIL			0.5	٧	Bit "ON"
High Level Input Voltage (Note 4)	VIH	2.1			٧	Bit "OFF"
Input Terminal Current	lin			5.0	μA	0 V ≤ V <sub>IN</sub> ≤ 5 V
Analog Output FS Voltage:	-	CALL AND DESCRIPTION OF THE PARTY OF THE PAR				
Unipolar		+10.00		+11.75	V	$R_L = 2 k\Omega$ Fig. 1; without FS adjust
Bipolar		+4.93		+5.94	v	Fig. 2; $\pm 5$ V range; RL = 2 k $\Omega$ without offset adjust and
- pois.		-5.94		-4.93	V	FS adjust
		+9.86		+11.89	٧	Fig. 3: $\pm 10$ V range; RL =2 k $\Omega$ without offset adjust and FS
		-11.89		-9.86	V	adjust
Supply Voltage Rejection Ratio	SVRR			0.15	%FSR/V	$\pm 12 \text{ V} \leq \text{V}^{\pm} \leq \pm 18 \text{ V}$
Settling Time (Note 5)	Tg			3	μ\$	Error $\leq \frac{1}{2}$ LSB, R <sub>L</sub> = 5 k $\Omega$ , C <sub>L</sub> = 30 pF
Power Consumption	PD			250	mW	


Notes: 1. %FSR and ppm FSR are the percentage and parts per million against full scale, respectively. 2. The average value of the differential coefficient at  $T_C = -20$  to +80 °C.

- 3. Care should be taken, since the temperature drift after bipolar offset adjustment has been made will become larger for ICs in which the offset voltage of the bipolar analog output is larger than the LSB value.
- 4. The input is active "Low."
- 5. When the load capacitance exceeds 30 pF there is a possibility of oscillation.




#### **Typical Applications**


#### Unipolar Operation, Output 0 to 10 V Range




#### Bipolar Operation (2), -10 V to +10 V Output



#### Bipolar Operation (1), Output -5 V to +5 V Range




#### Compensation against Capacitive Loads (1)





# **Typical Applications (Cont.)**


#### Compensation against Capacitive Loads (2)



as µPC318 etc. to the 8 pin as a voltage follower.


83-0023694


#### 7-Bit D/A Converter




ranges, with the circuits of figure 1, 2 and 3.

# **Operating Characteristics**








83-002370A



# **Application Circuits**


#### Progressive comparison type A/D converter





# **Application Circuits (Cont.)**

# Tracking type A/D converter







#### Description

The  $\mu$ PC610 is a high performance precision monolithic digital-to-analog converter which converts 10-bit binary coded digital signals to an analog DC output voltage. All of the necessary circuit blocks are incorporated on board the converter to make designing simple. With the built-in voltage reference and reference input, multiplier operation is also possible.

#### **Features**

- ☐ Full Scale Temperature: 100 ppm/°C max
- ☐ Linearity error: 0.2% (1/2 LSB of 8th bit) max
- ☐ Settling Time: 1.5 µs typ
- $\hfill\square$  Built-in band-gap reference voltage source
- ☐ Multiplying type
- ☐ Sign-Magnitude binary code
- ☐ Low noise
- ☐ Low power dissipation

#### **Ordering Information**


Part		Operating Temperature		
Number	Package	Range		
μPC610D	Ceramic DIP	-20°C to +80°C		

## **Absolute Maximum Ratings**

A = 25°C	
Voltage Between V+ and V-	±18 V
Power Dissipation	500 mW
Analog Ground to Digital Ground	±0.5 V
Logic Input Voltage	−5 to +15 V
Reference Input Voltage	0 to +7 V
Reference Voltage Source Output Current	1.0 mA
Output Short Circuit Duration	Indefinite
Operating Temperature Range	−20 to +80°C
Storage Temperature Range	-55 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### **Pin Configuration**



#### Pin Identification

n	Name	Function
	MSB	Data Bit 1
	2nd	Data Bit 2
	3rd	Data Bit 3
	4th	Data Bit 4
	5th	Data Bit 5
	6th	Data Bit 6
	7th	Data Bit 7
	8th	Data Bit 8
	9th	Data Bit 9
)	LSB	Data Bit 10
	Digital Ground	
?	V—. Supply	Power Supply Negative
3	Analog Ground	
ı	V <sub>OUT</sub> — Output	Voltage Output
;	Reference Input	
;	V+ Supply	Power Supply Positive
7	Reference Output	
3	Sign Bit	Sign + or







# **Electrical Characteristics**

 $T_A = +25$ °C,  $V^{\pm} = +15$  V


	As all the art.	Nebrah et	Limits		100	Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Resolution (Note 1).				11	Bit	Bipolar Operation
				10	Bit	Unipolar Operation
Linearity Error (Note 1)	NL		0.1	0.2	%FSR	T <sub>A</sub> = -20 ~ +80°C
Settling Time	Tg		1.5	6.0	με	Final Value ±20 mV
Full Scale Temperature			50	100	ppm/°C	Using internal reference voltage source
Coefficient (Note 2)			30	60	ppm/°C	Using external reference voltage source
Reference Input Bias Current	IIS		100	500	nA	
Reference Input Siew Rate	SR		1.5		V/µ8	
Reference Voltage	VREF	2.2	2.4	2.6	V.	$R_L \ge 20 \text{ k}\Omega$
Zero Scale Offset Voltage			±5	±10	mV	Signbit "ON", other bits "OFF"
Zero Scale Offset Symmetry			±1	±5	mV	
Full Scale Output Offset			±10	±80	mV	
Supply Voltage Rejection Ratio	SVAR		0.015	0.15	%FSR/V	$\pm 12 \text{ V} \leq \text{V}^{\pm} \leq \pm 18 \text{ V}$
Power Dissipation	Po	8.7		300	mW	
Logic Input Terminal Current	IN			10	μΑ	V <sub>IN</sub> = −5 V ~ +15 V
High Level Input Voltage (Note 3)	VIH	2.0			٧	
Low Level Input Voltage (Note 3)	VIL			0.8	٧	
Full Scale Output Voltage (Note 4)	V.	10.0		11.0	٧	All bits "ON", $R_L \ge 2 \ k\Omega$
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	V <sub>O</sub>	-11.0		-10.0	٧	Signbit "OFF", other bits "ON", R $_L \geq 2~k\Omega$


Notes: 1. Though the IC possesses a resolution of 10 or 11 bits, the linearity error is equivalent to 9 bits. In applications where perfect monotonicity is expected, employ the IC as an 8-bit D/A converter.

- 2. The average value of the differential coefficient at  $T_A = -20^{\circ}C$  to  $+80^{\circ}C$ .
- 3. The digital input is active "High" binary code.
  4. The value when the internal reference voltage is directly applied to the reference input terminals.

#### **Typical Characteristics**

(TA = 25°C)









# Typical Characteristics (Cont.)

 $(T_A = 25^{\circ}C)$ 




# Reference Input Response Characteristic

10




# Typical Applications

#### Using internal reference voltage source



#### External reference and multiplier type






# **Application Circuits**

8-Bit + sign A/D converter


# Successive approximation type (sheet 1 of 2)





# **Application Circuits (Cont.)** 8-bit + sign A/D converter


#### Successive approximation type (sheet 2 of 2)





# **Application Circuits (Cont.)**

# Peak detector (positive/negative)





#### **Precautions for Usage**

- To absorb surges and prevent oscillation, bypass the power supply terminals with a capacitor of 0.01 

  µF.
- To utilize the characteristics of the μPC610D in full, employ components of good stability for the full-scale adjustment resistor and the trimmer.
- Since the settling time may increase or oscillation may occur in the case of capacitive loads, the μPC610D should be used with load capacitance of 100 pF or less.
- 4. The output amplifier will saturate at:  $|V_{REF}| \ge 3 \text{ V}$  in the case of multiplier type operation. In this case the response time and power supply current will increase.
- Since the reference potential inside the μPC610D is connected to the analog GND, common mode noise in regard to analog GND will present a direct error.
   Since analog GND and digital GND have independent circuits within the IC, these should be connected together outside the IC (if required).



#### Description

The µPC624 is a monolithic multiplying digital-to-analog converter designed for high speed performance and design/application flexibility. Advanced circuit design allows settling time of 85 ns. The outputs are high impedance dual complementary current types, which allow simple resistive loading, op-amp voltage conversion, and other configurations. The adjustable threshold logic input allows connection to all popular logic families.

#### **Features**

- □ Wide range multiplying capability
   □ Wide power supply range ±5 V to ±18 V
   □ High output impedance and compliance
- ☐ Variable logic threshold
- □ Direct interface to TTL, CMOS, PMOS□ Differential current outputs
- ☐ Pin to pin compatible with PMI'S DAC-08

#### **Ordering Information**


		Operating	
Part Number	Donkono	Temperature Range	
	Package		
μPC624C	Plastic DIP	-20°C tc +70°C	
μPC6240	Ceramic DIP	-20°C to +80°C	

# **Absolute Maximum Ratings**

A = 25°C	
Supply Voltage	36 V
Logic Inputs	V- to (V- +36 V)
Logic Threshold Control Voltage	V <sup>-</sup> to V <sup>+</sup>
Analog Current Outputs	4.2 mA
Reference Inputs	V- to V+
Reference Input Differential Voltage	±18 V
Reference Input Current	5.0 mA
Power Dissipation, D or C Package	500 mW
Operating Temperature Range, O Package	-20 to +80°C
Operating Temperature Range, C Package	-20 to +70°C
Storage Temperature Range, D Package	−55 to +150°C
Storage Temperature Range, C Package	-55 to +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Pin Configuration**




#### Pin Identification

Pin	Name	Function
1	Threshold Control	
2	lout	Current Output
3	V	Power Supply Negative
4	OUT	Current Output
5	MSB	Data Bit 1
6	2nd	Data Bit 2
7	3rd	Data Bit 3
8	4th	Data Bit 4
9	5th	Data Bit 5
10	6th	Data Bit 6
11	7th	Data Bit 7
12	LSB	Data Bit 8
13	V+	Power Supply Positive
14	VREF+	Positive Reference Voltage
15	VREF-	Negative Reference Voltage
16	Compensation	Amp Compensation



# **Equivalent Circuit**





# **Electrical Characteristics**


 $T_A=+25^{\circ}C$ ,  $V^{\pm}=\pm15$  V,  $I_{REF}=2.0$  mA

			Limits			Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Resolution		8	8	8	Bit	
Monotonicity	<u> </u>	8	8	8	Bit	
Nonlinearity	NL			0.19	%F8R	
Settling Time	Tg		85	150	ns.	$\pm lap{1}{2}$ LSB, R <sub>L</sub> $\leq$ 50 $\Omega$ All bits ON/OFF
Full Scale Temperature Coefficient			10	50	ppm/°C	
Output Voltage Compliance	Voc	-10		+18	٧	ΔIFS ≤ ½ LSB
Full Scale Current	IF8	1.94	1.99	2.04	mA	V <sub>REF</sub> = 10,000 V, R <sup>+</sup> <sub>REF</sub> = 5,000 kΩ
Full Scale Symmetry	IFS - IFS		±1.0	±8.0	μA	
Zero Scale Offset Current	1Z8		0.2	2.0	μA	
Output Current Range	10	0	2.0	2.1	mA	V <sup></sup> = 5.0 V
outher our sent trange		0	2.0	4.2	mA	V <sup>-</sup> = 8.0 V to -18 V
Low Level Input Voltage	VIL			0.8	٧	V <sub>LC</sub> = 0 V, Bit "OFF"
High Level Input Voltage	VIH	2.0			٧	VLC = 0 V, Bit "ON"
Low Level Input Current	IIL		-2.0	-10	μA	V <sub>LC</sub> = 0 V, V <sub>IN</sub> = -10 V to +0.8 V
High Level Input Current	III		0.002	10	μA	V <sub>LC</sub> = 0 V. V <sub>IN</sub> = 2.0 V to 18 V
Logic Input Swing	VIS	-10		+18	. V	
Logic Threshold Range	V <sub>TH</sub>	-10	terrania (m. 1944)	+13.5	٧	V <sub>TH</sub> ≈ V <sub>LC</sub> + 1.3 V
Reference Bias Current	16+			-3	μA	•
Reference Input Slew Rate	ΔIREF/ΔT	4.0	8.0		mA/µ8	$R_{REF} \le 200 \Omega$ , $C_C = 0$ pf
Power Supply Voltage Rejection Ratio	SVRR+ V		0.0003	0.01	%FSR/ %	V <sup>+</sup> = 4.5 to 18 V, I <sub>REF</sub> = 1 mA
	SVRR- V		0.002	0.01	%FSR/ %	V <sup>-</sup> = -4.5 to -18 V, I <sub>REF</sub> = 1 mA
Power Supply Current	1+		2.5	3.8	mA	
	i–		-6.5	-7.8	mA.	
	1+ .	•••••	2.4	3.8	mА	V <sup>+</sup> = 5 V, V <sup>-</sup> = -15 V, I <sub>REF</sub> = 2 mA
	i–		-6.4	-7.8	mA	V+ = 5 V, V- = -15 V, IREF = 2 mA
	j+		2.3	3.8	mA	V $^{\pm}=\pm5$ V, IREF $=1$ mA
	i-		-4.3	-5.8	mA	$V^{\pm}=\pm 5$ V, $I_{REF}=1$ mA




# **Typical Applications**


#### Basic Positive Reference Operation



#### Basic Negative Reference Operation



#### Basic Unipolar Negative Operation




Dec	Market I	2 000 mA	

Input								lo (mA)	IO (mA)	V <sub>O</sub> (V)	VO (V)	
1	1	1	1	1	1	1	1	1.992	0.000	-9.96	0.00	
1	1	1	1	1	1	1	0	1.984	0.008	-9.92	-0.04	
1	0	0	0	0	0	0	1	1.008	0.984	-5.04	-4.92	
1	0	0	0	0	0	0	0	1.000	0.992	5.00	-4.96	
0	1	1	1	1	1	1	1	0.992	1.000	-4.96	-5.00	
0	0	0	0	0	0	0	1	0.008	1.984	-0.04	-9.92	
0	0	0	0	0	0	0	0	0.000	1.992	0.00	-9.96	


83-0023938




## Basic Bipolar Output Operation



#### Positive Low Impedance Output Operation




# Negative Low Impedance Output Operation







# Comparator Connection Method for A/D Conversion (Positive Analog Input)



# Comparator Connection Method for A/D Conversion (Negative Analog Input)



# Low Impedance Output Operation (Both Outputs)






# Interfacing with Various Logic Families

The logic threshold is set about 1.4 V above  $V_{LC}$ . This enables TTL level acceptance by simply grounding pin 1. By placing an appropriate voltage at the logic threshold control pin (pin 1), various threshold values are available for the other logic families.

TTL interface permission gives the interval logic threshold -4 mV/°C temperature coefficient. V<sub>TH</sub> = V<sub>LC</sub> + 1.4 V - 0.004 V  $\times$  (T<sub>A</sub> - 25°C).


# Anti-temperature coefficient circuits








# **Operating Characteristics**


 $(T_A = 25^{\circ}C)$ 


















# **Operating Characteristics (Cont.)**

 $(T_A = 25^{\circ}C)$ 





# A/D Conversion Program List

0000	MVI	A, 89H	: CONTROL WORD FOR 8255
0002	OUT	(8255)	: PROGRAM TO 8255
0004	MVI	B, 80H	: BIT POINTER INITIALIZE
0006	MOV	A, B	: BIT SET WORD
0007 BIT TEST	OUT	(PORT B)	: BIT SET OUTPUT TO PB OF 8255
0009	MOV	C. A	
000A	NOP		
000B	IN	(PORT C)	: READ COMPARATOR
000D	RRC		: A <sub>0</sub> → CARRY FLG
000E	JC	DEC POINTER	: COMPARATOR TEST
0011	MOV	A, C	
0012	SUB	B	: BIT RESET
0013	MOV	C, A	
0014 DEC POINTER	MOV	A, B	
0015	RAC		: DECREMENT BIT POINTER
0016	JC	RETURN	: LSB WAS TESTED?
0019	MOV	B,A	
001A	ORA	C	: NEW BIT SET WORD
001B	JMP	BIT TEST	
OO1E RETURN	RET	(MAIN PROGRAM)	: CONVERSION END & RETURN TO MAIN PROGRAM
PROGRAM MEI	MORY	: 31 BYTE	
CONVERSION	IME	: 371 µ8 (741 STATE) MAX, 32	23 $\mu$ s (645 STATE) MIN (@ $\phi$ $+$ 2 MHz)
WORKING REG	STER	:B & C (C REGISTER: FINAL AN	ISWER MEMORY)





## Description

The µPC6012 monolithic multiplying digital-to-analog converter is designed to set new standards of speed and accuracy for 12-bit converters. This device is the first 12-bit DAC to use standard processing without the need of thin film resistors and/or active trimming of individual devices. The µPC6012 features high voltage compliance, and high impedance dual complementary outputs, which enable differential operation to effectively double the peak-to-peak output swing. The outputs can be used without op-amps in many applications.

#### Features

- ☐ Differential nonlinearity to ±0.025% FS max ☐ Fast setting time: 400 ns typical
- ☐ Full scale current 4 mA
- ☐ High output impedance and compliance: -5 to +10 V
- ☐ Differential current output
- ☐ High speed multiplying capability
- ☐ Direct interface to TTL, CMOS, ECL, HTL, NMOS
- ☐ Am6012 direct replacement

# **Ordering Information**

Part Number	Package	Operating Temperature Range
μPC6012C	Plastic DIP	0°C to +70°C


## **Absolute Maximum Ratings**

 $T_{\Delta} = 25^{\circ}C$ 

Power Supply Voltage Range, V+ — V—	36 V
Logic Input Voltage Range, V±	-5 to +18 V
Output Voltage Range, VG	−8 ta +12 V
Reference Input Voltage Range, V <sup>+</sup> REF	V- to V+
Reference Input Differential Voltage Range, V <sup>+</sup> REF <sup>—</sup> V <sup>—</sup> REF	±18 V
Reference Input Current Range, IREF	0 — 1.25 mA
Total Power Dissipation, P <sub>T</sub>	500 mW
Operating Temperature Range	0 to +70°C
Storage Temperature Range	−55 to +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Configuration**




## Pin Identification Table

Pin	Name	Function
1	MSB	Data Bit 1
2	2nd	Data Bit 2
3	3rd	Data Bit 3
4	4th	Data Bit 4
5	5th	Data Bit 5
6	6th	Data Bit 6
7	7th	Data Bit 7
8	8th	Data Bit 8
9	9th	Data Bit 9
10	10th	Data Bit 10
11	11th	Data Bit 11
12	LSB	Data Bit 12
13	VLC	Threshold Control
14	VREF+	Positive Relerence Voltage
15	VREF-	Negative Reference Voltage
16	Compensation	Amp Compensation
17	V— Supply	Negative Supply Voltage
18	10	Current Out +
19	To	Current Out —
20	V+ Supply	Positive Supply Voltage



# **Block Diagram**



**Recommended Operating Conditions** 

			Limit	ts		Test Conditions
Parameter	Symbol	Min.	Typ.	Max.	Unit	
Power Supply	V+	+4.5	+15		٧	
Voltage	V-		-15	-10.8	V	
Ambient Temperature	TA	0	+25	+70	°C	
Reference Input Current	IREF	0.2	1.0	1.1	mA	
High Level Input Voltage	VIH	+2.0	-	+18	٧	v <sub>LC</sub> = 0 v
Low Level Input Voltage	VIL	-5.0		+0.8	٧	V <sub>LC</sub> = 0 V
Output Voltage Compliance	Voc	-5.0	0	+10	٧	DNL ≤ ±0.025% FSI



# **Electrical Characteristics**

 $T_A = 0$  to 70°C,  $V^{\pm} = \pm 15$  V,  $I_{REF} - 1.0000$  mA

			Limits			Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Resolution		12	12	12	Bit	
Monotonicity		12	12	12	Bit	
Differential Monlinearity	DNL			±0.025	%FSR	
Nonlinearity	NL			±0.05	%FSR	
Full Scale Output Current	IFS	3.935	3.999	4.063	mA	$V_{REF} = 10.000 \text{ V}, T_A = 25^{\circ}\text{C}, R_{14} = R_{15} = 10.000 \text{ k}\Omega$
Full Scale Temperature Coefficient	ΔIF8 IF8-ΔT			±40	ppm/°C	
Full Scale Symmetry	1k8 - 1k8			±2.0	μA	
Zero Scale Current	IZS			0.10	μA	
Settling Time	ls		400		ns	1/2 LSB. TA = 25°C, all bits ON or OFF
Propagation Delay	tPLH, TPHL			58	ns	50% to 50%
Output Capacitance	CO	, and the same of the same	35		pF	
Logic Input Current	In			40	μA	-5 V < V <sub>I</sub> < +18 V
Reference Bias Current	l <sub>b+</sub>			-2.0	μA	
Reference Input Siew Rate	ΔI <sub>REF</sub> /Δt	4:0	8.0		mA/μs	$C_{C} = 0$ , $R_{14} = 800 \Omega$
Supply Voltage	SVRR+			±0.001	%FSR/	V+ +13.5 to +16.5 V, V- = -15 V
Rejection Ratio	SVRR-			±0.001	%FSR/	V+13.5 to -16.5 V, V+=+15 V
	1+1			8.5	mA	$V^{+} = +5 V$
	I=1			-18.0	mA	V- = -15 V
Power Supply Current	1+2			8.5	mA	$V^{+} = +15 V$
	1-2			-18.0	mA	V <sup></sup> = −15 V
Power Dissipation	PDI			312	mW	$V^{+} = +5 \text{ V}, V^{-} = -15 \text{ V}$
· · · · · · · · · · · · · · · · · · ·	PD2			397	mW	$V^+ = +15 \text{ V}, V^- = -15 \text{ V}$



# **Typical Applications**

There is a 1 to 4 scale factor between the reference current ( $I_{REF}$ ) and the full scale output current ( $I_{FS}$ ).

If  $V_{REF} = +10 \text{ V}$  and  $I_{FS} = 4 \text{ mA}$ , the value of the  $R_{REF}$  is:

$$R^{+}_{REF} = \frac{4 \times 10 \text{ V}}{4 \text{ m/s}}$$


$$R^{+}_{REF} = R^{-}_{REF}$$

The compensation capacitor is a function of the impedance seen at the  $\pm V_{REF}$  input and is determined by the following expression:


$$C = (5 pF) (R+_{REF(k \Omega)}).$$

For 
$$R_{14} \le 800\Omega$$
, no capacitor is necessary.

# Positive Reference Voltage




## Negative Reference Voltage






## **Unipolar Negative Output**




# Bipolar Output






# Unipolar Positive Output (Straight Binary)




# Unipolar Negative Output (Complementary Binary)





# Symmetrical Offset







# Description

The  $\mu$ PD6900 is an 8-bit D/A converter for video signals. Although it is a CMOS converter (V+=5 V), its conversion rate is very high because a high-speed CMOS processing technique and matrix current cell method are used.

With its low power consumption and conversion rate of 20Msps, this converter can be applied to various units such as digital video processing systems and high-speed facsimiles.

## **Features**

- ☐ Conversion rate: 20 Megasamples/sec
- ☐ Linearity: ±1/2 LSB typ
- ☐ Reference voltage: 2.0 V typ
- ☐ Single 5 V power supply
- ☐ Low power consumption: 150 mW typ.
- ☐ TTL compatible digital input


## **Absolute Maximum Ratings**

 $T_A = 25\,^{\circ}C$ 


Power supply voltage	-0.3 to +7.0 V
Input/output terminal voltage	-0.3 to V+ +0.3 V
Operating temperature range	−10 to +75°C
Storage temperature range	-40 to +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Block Diagram**



# **Pin Configuration**



# Pin Identification

Pin	Symbol	Function
1	GND <sub>D</sub>	Digital GND
2	NC	No connection
3	CLK	Clock input
4	i <sub>0</sub>	Complementary current output
5	10	Current (analog) output
В	AV+	Analog power supply
7	IREF	Full-scale current adjustment
8	AV+	Analog power supply
9	V <sub>REF</sub>	Reference voltage input
10	1comp	Frequency compensation
11	AV+	Analog power supply
12	NC	No connection
13	GNDA	Analog GND
14	DB <sub>1</sub>	Digital input (MSB)
15	DB <sub>2</sub>	Digital input (2nd)
16	DB <sub>3</sub>	Digital input (3rd)
17	DB <sub>4</sub>	Digital input (4th)
18	D8 <sub>5</sub>	Digital input (5th)
19	D8 <sub>6</sub>	Digital input (6th)
20	DB <sub>7</sub>	Digital input (7th)
21	DB <sub>8</sub>	Digital input (LSB)
22	. V+	Digital power supply

## **Ordering Information**

Part		Operating Temperature
Number	Package	Range
μPD6900C	Plastic DIP	-20°C to +75°C



## Pin Function

## DB<sub>1</sub> to DB<sub>8</sub>

 $\text{DB}_1$  to  $\text{DB}_8$  are the 8-bit digital signal input terminals.  $\text{DB}_1$  corresponds to MSB, and  $\text{DB}_8$  corresponds to LSB.

## CLK

CLK is the sampling clock input terminal. An 8-bit digital signal is latched within the IC by the rising edge of the sampling clock and is converted into an analog signal.

## lo

 $I_O$  is the analog output terminal. This output is current output. It outputs the current of 10 mA (typ) at the full scale (Reference voltage = 2 V,  $R_{REF}$  = 800  $\Omega$ ).

## lo

In is the complementary current output terminal.

## IREF

 $I_{REF}$  is the full-scale current adjustment terminal. Normally, a resistance of 800  $\Omega$  is set between this terminal and GND<sub>A</sub>. (When  $V_{REF}$  is 2.0 V, the full-scale current  $I_{FS}$  is 10 mA typ.)

# VREF

 $V_{\mbox{\scriptsize REF}}$  is the reference voltage input terminal. Normally, the input level is 2.0 V.

# **fCOMP**

 $f_{COMP}$  is the terminal to which a frequency compensation capacitor should be connected. Normally, a capacitance of 1.0  $\mu F$  is set between this terminal and GND<sub>A</sub>.

## AV+

 $\mathrm{AV}+$  is the power supply terminal (+5 V) for an analog system.

## GNDA

GNDA is the ground terminal for an analog system.

#### V +

V+ is the power supply terminal (+5 V) for a digital system.

## GNDD

GND<sub>D</sub> is the ground terminal for a digital system.

## NC

NC is a non-connection terminal, but normally it is connected to  $GND_{A}$ .

# **Recommended Operating Conditions**

 $T_{\Delta} = -20 \text{ to } +75 ^{\circ}\text{C}$ 

			Limit			Test	
Parameter	Symbol	Min. Typ.		Max.	Unit		
Power supply voltage	V+, AV+	4.5	5.0	5.5	٧		
Reference voltage	VREF	1.8	2.0	2.2	٧		
Reference resistance	R <sub>REF</sub>		800		Ω		
Sampling clock	fSAMP.	DC	-	20	MHz		
Sampling clock low level pulse width	tpwL	10			ns		
Sampling clock high level pulse width	t <sub>PWH</sub>	10			ns		
Data set up time	ts	20			ns		
Data hold time	t <sub>H</sub>	10			ns		
Digital input high level	VIH	2.7			٧		
Digital input low level	VIL			0.4	٧		
Compensation capacitance	C <sub>COMP</sub>	1.0			μF		

## **Electrical Characteristics**


 $T_A = -20 \text{ to } +75 \,^{\circ}\text{C}, V+ = AV+ = 5 \, V \pm 10\%$ 

			Limit			Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power supply current	1+		30	50	mA	
Resolution			8		bit	
Non-linearity error	NL		±1/2	±1	LSB	
Differential non-linearity	DNL		±1/2	±1	LSB	
Differential gain	DG		3	4	%	1 <sub>SAMP</sub> = 14.318 MHz
Differential phase	DP		1	3	۰	1 <sub>SAMP</sub> = 14.318 MHz
Output compliance	Vo	2.5	3.0		V	V+ = 5.0 V
Analog output delay time	t <sub>d</sub>		40		ns	
Settling time	tset		40		ns	
Full-scale current	IFS	9	10	11	mA	
Zero-scale offset current	IZS			20	μA	
Digital input capacitance	CIN			30	pF	
Digital input current	lin			10	μA	




# **Typical Applications**

# Full-Scale Current (IFS) Setting Method




# **Test Circuit**






# **Application Circuit**



# Timing Waveforms





# 6-bit D/A converter CMOS

The μPD6901C is an 6-bit D/A converter for video signals.


Although it is a CMOS converter (VDD = 5V), its conversion rate is very high because a high speed CMOS processing technique and a matrix current cell method are used.

With its low power comsumption and conversion rate of 20Msps, this converter can be applied to various units such as digital Video processing systems and high-speed facsimiles.

# **Features**


6-bit D/A converter
Conversion rate: 20Msps
Liniarity: ±1/2 LSB
Reference voltage: 2.0 V typ.
Power supply voltage: +5V single
Low power comsumption (110mW typ.)
TTL compatible (Digital input)
16 pin plastic DIP

## **Block Diagram**





Connection Diagram (Top View)



1 DVDD Digital power supply 2 CLK Clock input 3 ĪO Complementary current output Current output 410 5 IREF Full-scale current adjustement 6 VREF Reference voltage input 7 COMP Amp compensation 8 AGND Analog GND Analog power supply 9 AVDD 10 DB<sub>1</sub> Digital input (MSB) 11 DB<sub>2</sub> Digital input (2nd) 12 DB3 Digital input (3rd) 13 DB4 Digital input (4th) 14 DB5 Digital input (5th) 15 DB6 Digital input (LSB)

16 DVDD Digital power supply



# Pin Discription

Symbol	Function
DB1-DB6	DB1 to DB6 are the 6-bit digital signal input terminals. DB1 corresponds to MSB, and DB6 corresponds to LSB.
CLK	CLK is the sampling clock input terminal. An 6-bit digital signal are latched within the IC by the rising edge of the sampling clock and are converted into an analog output signal.
Ю	IO is the analog output terminal. This output is current output. It outputs the current of 10mA at the full-scale.
10	IO is the complementary current output terminal.
IREF	IREF is the full-scale current adjustement terminal. Normally, a resistance of 800 ohms is set between this terminal and AGND. (When VREF is 2.0V, the full-scale current IFS is 10mA typ.)
VREF	VRREF is the reference voltage input terminal. Normally, the input level is 2.0V.
COMP	COMP is the terminal to which amp compensation condenser should be connected. Normally, the a capacitance of $1.0\mu F$ is set between this terminal and AGND.
AVDD	AVDD is the power supply terminal (+5V) for an analog system.
AGND	AGND is the ground terminal for an analog system.
DVDD	DVDD is the power supply terminal (+5V) for a digital system.
DGND	DGND is the ground terminal for a digital system.

# Absolute Maximum Ratings (Ta = 25°C)

Paramater	Rating	Unit
Power supply voltage	-0.3 to +7.0	V
Input terminal voltage	-0.3 to VDD+0.3	٧
Output terminal voltage	-0.3 to VDD+0.3	٧
Operating temperature range	-10 to +75	°C
Strage temperature range	-40 to +125	°C




# Recommended Operating Condition (Ta = 25°C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Power supply vol ge	VDD		4.5	5.0	5.5	٧
Reference voltage	VREF			2.0		V
Reference resistance	RREF			390		Ω
Sampling clock	fsamp		DC		20	MHz
Digital input high level	VIH		2.7			٧
Digital input low level	VIL				0.4	V
Compensation capacity	ССОМР		1.0			μF

# Electrical Characteristiscs (Ta = 25°C, VDD = 5V, f<sub>samp</sub> = 20MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Power supply current	IDD			22		mA
Resolution	RES			6		bit
Non-linearity error	NL				±1/2	LSB
Differencial non-linearity	DNL			-	±1/2	LSB
Differencial gain	DG			2		%
Differencial phase	DP			2		0
Output compliance	Vo	$V_{DD} = 5.0V$	2.5			٧
Full-scale current	IFS			10		mA

Package Dimensions (Unit: mm) 16 pin plastic DIP (300 mil)





# 8-bit 50Msps D/A Converter CMOS

The μPD6902C is an 8-bit D/A converter for use in video applications. The high-speed CMOS processing technology and the matrix current cell method adapted for this CMOS device have fast conversion rates to be achieved. Conversion rates of up to 50 Msps can be attained while operating at low power consumption, making this device ideal for a wide range of applications including digital TV systems and video systems.


## **Features**

Resolution: 8 bits


Conversion rate: 50 Msps Liniarity: ±1/2 LSB TYP. Reference voltage: 2.5 V TYP. Power supply voltage: +5V single Low power comsumption (400mW TYP.) TTL compatible (Digital inputs)

22 pin plastic DIP

## **Block Diagram**








1 DB4 Digital input (4th) Digital input (5th) 2 DB5 Digital input (6th) 3 DB6 4 DB7 Digital input (7th) 5 DB8 Digital input (LSB) 6 DVDD Digital power supply Analog power supply 7 AVDD Digital Input level select (TTL/CMOS) 8 VLS 910 Current output 10 lo Complementary current output 11 AGND Analog GND Full-scale current adjustment 12 IREF 13 COMP Amp compensation 14 AGND Analog GND 15 VREF Reference voltage input 16 AVDD Analog power supply 17 DVDD Digital power supply 18 CLK Sampling clock input Digital GND 19 DGND 20 DB<sub>1</sub> Digital input (MSB) 21 DB<sub>2</sub> Digital input (2nd) Digital input (3rd) 22 DB3



Package Dimensions (unit; mm) 22-pin plastic DIP (400 mil)





#### Description

The μPD7011 is a low cost 8-bit NMOS digital-toanalog converter featuring single +5 V power supply operation and or board voltage reference. The serial interface option allows easy interface to the μCOM-43, -87, and -75 series of single chip microcomputers and the μPD7720 Signal Processing chip (SPI). In parallel mode the μPD7011 is easily connected to the 8080 and 8085 type bus structures by the bus interface facilities.

## **Features**

- ☐ Single +5 V power supply
- ☐ Internal voltage reference
- ☐ Complementary current output
- ☐ Wide output compliance (2.4 V to 8 V)
- $\Box$  Serial interface with  $\mu \text{COM-43},$  -87, -75 and  $\mu \text{PD7720}$  (SPI)
- ☐ Bus interface with 8080 and 8085A-2
- ☐ Pure binary and 2's complement code available in serial mode
- ☐ MSB 1st and LSB 1st serial input available
- Applications: CPU peripherals, toys, displays, instrumentation, speech synthesis
- Two performance ranges linearity error: μPD7011C, 1 LSB; μPD7011C-1, 1/2 LSB

## . Ordering Information

		Operating
Part		Temperature
Number	Package	Range
μPD7011C	Plastic DIP	-20°C to +70°C


## **Absolute Maximum Ratings**

 $T_A = 25^{\circ}C$ 

-20°C to +70°C
-65°C to +125°C
-0.3 to V <sub>DD</sub> + 0.3 V
-0.3 V to +7.0 V
300 mW
V <sub>DD</sub> + 0.3 V
+10 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **Pin Configuration**



## Pin Identification

Pin	Name	Function
1	V+	+5 V power supply
2	WR/SCK	WR: write SCK: serial shift clock
3	MODE	High: serial input mode Low: parallel bus input mode
4	10	Complementary current outputs (open drain)
5	lo	
6	COMP	Frequency compensation
7	VREF(F)	Voltage reference output
8	VREF(S)	Reference sense
9	SND	Digital analog common GND
10	080/81	Serial data input (serial) LSB input (bus)
11	DB <sub>1</sub>	7th bit input (bus)
12	082	6th bit input (bus)
13	DB3	5th bit input (bus)
14	DB4/SHIFT	Shift select; High: MSB 1st Low: LSB 1st 4th bit input (bus)
15	DB <sub>5</sub> /CODE	High: 2s complement code Low: pure binary code 3rd bit input (bus)
16	DB <sub>6</sub> /STB	Strobe input 2nd bit input (bus)
17	DB7/SO	Serial output (open drain) MSB input (bus)
18	ĊŠ	Chip select







## **DC Characteristics**

 $T_A = 25^{\circ}C \pm 2^{\circ}C; I_{FS} = 1 \text{ mA};$  $C_{COMP} = 0.1 \,\mu\text{F}; \, V+ = 5 \, V \pm 5\%$ 

			Limit	S	_	Test
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Resolution		8	8	8	Bits	-20°C to +70°C
Nonlinearity, 7011C-1	NL		0.25	0.5	LSB	-20°C to +70°C
Nonlinearity, 7011C	NL		0.5	1	LSB	-20°C to +70°C
Differential Nonlinearity	DNL		0.1	0.1	LSB	-20°C to +70°C
Zero-Scale Error				0.5	LSB	-20°C to +70°C
Zero-Scale Symmetry		-1.5	-1.0	0.5	LSB	Note 1
Gain Error, 7011C-1				3	%FSR	Note 2
Gain Error, 7011C			***************************************	5	%FSR	Note 2
Full-Scale Symmetry		-1.5	-1.0	-0.5	LSB	Note 3
Reference Voltage	VREF	1.41	2.0	2.59	٧	
Power Supply Current	100		8	13	mA	
Logic Input Leakage	lıLK		0.1	10	μA	0 ≤ V <sub>IN</sub> ≤ V
Low-Level Output Voltage	VOL			0.5	V	SO (Pin 17) Isink ≤ 2 ma
Output Leakage	IOH		0.1	10	μA	SO (pin 17) V <sub>0</sub> = V+
Full-Scale Drift			70		PPM/°C	ΔIF8/ΔT
Supply Voltage 7011C-1 Rejection Ratio	SVRR			0.8	%FSA/V	ΔΙ <sub>FS</sub> /ΔΤ
Supply Voltage 7011C Rejection Ratio	SVRR			1.2	%FSR/V	ΔIFS/ΔV+
Analog Output Compliance		2.4		8.0	V	∆IQ(F\$) ≤ 1 L\$B

Notes: 1. Zero-scale symmetry is defined as follows:  $255(I_O(ZS) - \overline{I_O(ZS)}/I_O(FS)$ .

2. Gain error is defined as follows:

 $100(I_O(FS) \times 256/255 - 4I_{REF})/4I_{REF}$ . 3. Full-scale symmetry is defined as follows:  $255(I_{O}(ZS) - \overline{I_{O}}(ZS))/I_{O}(FS).$ 

**Recommended Operating Conditions** 

		Limits			
Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V+	4.75	5.0	5.25	<b>V</b>
Reference Current	IREF	225	250	275	μA
Full-Scale Current	IFS	0.9	1.0	1.1	mA
Reference Force Terminal Voltage	VREF	2.65	2.7	2.75	٧
Low-Level Logic Input	V <sub>IL</sub>	0		0.8	٧
High-Level Logic Input	VIH	2.0	:	<b>V</b> +	٧
Analog Output Pull-up Voltage	Vp	2.4		3.0	٧
SO Pin 17 Output Pull-up Voltage	V <sub>OP</sub>			<b>V</b> +	٧
Frequency Compensation Capacitor (See Note)	CCOMP	0.01	0.1	1.0	μ

Note: Using a frequency compensation capacitor larger than 1  $\mu$ F will promote low noise operation of the  $\mu$ PD7001C. However, the turn-on time at initial power on will increase.



# **AC Recommended Conditions**

 $T_A = 25$ °C  $\pm$  2°C;

 $V+ = 5 V \pm 0.25 V$ ; Note 1

	Limits				Test	
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Serial Mode						
Serial Clock Setup Time	ISKCS	30			8	SCK 1 - CS 1
CS Setup Time	†SCSK	300			ns	$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCK}}$ t
Data Setup Time	tsik	120	vanorioù da viti A		ns.	SI → SCK †
Data Hold Time	†HKI	50			ns	SCK ↑ → SI
High-Level Serial Clock Pulse Width	1WHK	300			ns.	
Low-Level Serial Clock Pulse Width	tWLK	300			ns	
Strobe Hold Time	†HKST	100			118	SCK 1 → STB
High-Level Strobe Pulse Width	twhst	200			ns	
Low-Level Strobe Pulse Width	†WLST	200			ns	
Chip Select Hold Time	HKCS	0			88	SCK 1 → CS 1
Serial Clock Hold Time	tHCSK	100			ns	CS ↑ → SCK ↓
Strobe Setup Time	tsstcs	300			ns	STB 1 → CS ↓
Parallel Mode	•					
Address Setup Time	<sup>t</sup> AW	0			ns	$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{WR}} \downarrow$
Low-Level WR Pulse Width	tww	200			ns	
Address Hold Time	twa	0			ns	WR 1 → CS 1
Data Setup Time	tow	180			ns	OB → WR †
Data Hold Time	twp	0			ns	WR 1 →*OB

Note:  $t_r$ ,  $t_f \le 50$  ns.


# **AC Characteristics**

 $T_A = 25 \,^{\circ}C \pm 2 \,^{\circ}C; V+ = +5 \,^{\circ}V$ 

			Limit	8		Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Analog Output Setting Time	†SET1		1	3	μ	Parallel Mode, Note 1
	1SET2		1	3	μ\$	Serial Mode, Note 2
Serial Data Delay Time	tDK0			450	ns	SCK ↓ → SO, Note 2
Delay Time T <sub>D</sub> Floating S <sub>O</sub>	†FCS0			250	RS	CS † SO, High Impedance

# **Typical Applications**


# **Connection Diagram**






# **Timing Waveforms**

# Parallel Mode




# Serial Mode






# TYPICAL CHARACTERISTICS (Ta = 25°C)


# IDEAL TRANSFER CHARACTERISTICS (BINARY CODE)






Digital Input Code (Hexadecimal)

## SUPPLY VOLTAGE CURRENT CHARACTERISTICS



# FULLSCALE OUTPUT COMPLIANCE





# **EXTENDED TEMPERATURE RANGE**

## ABSOLUTE MAXIMUM Ta = 25°C **RATINGS\***

· ·
Operating Temperature
Storage Temperature
All Input Voltages
Power Supply
Power Dissipation
SO Pin Pull-up Voltage
IO/IO Pin Output Pull-up Voltage+10 Volts

<sup>\*</sup> COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent demage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC CHARACTERISTICS

	T		LIMITS		T T	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Resolution		8	- 8	8	Bits	
Non Linearity 7011C	'N. L.		0.5	2	LSB	
Gein Error 7011C				10	%FSR	0
Fullscale Symmetry		-2	-1.0	0.	LSB	9
Reference Voltage	VREF (S)	1.41	2.0	2.59	V	
Power Supply Current	IDD		8	20	mA	
Analog Output Compliance		2.4		8.0	v	∆ IOFS ≤ 2 LSB
Logic Input Leakage	IL.		0.1	20	μА	V <sub>1</sub> = 0 V <sub>DD</sub>
Low Level Output Voltage	VOL			0.7	V	ISINK ≤2 mA
Output Leakage	ЮН		0.1	20	μА	SO (PIN) 17), VO = VDD
Supply Voltage 7011C Rejection Ratio	SVR			2.0	%FSR/V	91ES / 9ADD
Low Level Logic Input	VIL			0.5	V	
High Level Logic Input	VIH	2.5			v	

 $<sup>\</sup>Phi$ : Gain, Error is defined as follows, 190 (IOFS × 256/255 -4 IREF) / 4 IREF  $\Phi$ : Full scale Symmetry is defined as follows, 255 (IOFS - IOFS) / IOFS





## Description

The  $\mu$ PD6950 is an 8-bit A/D converter for video signals. Although it is a CMOS converter (V+=5 V), its conversion rate is very high because a high-speed CMOS processing technique and full-parallel (flash) conversion method are used.

With its low power consumption and conversion rate of 20 Msps, this converter can be applied to various units such as digital video processing systems and high-speed fascimiles.

## **Features**

- ☐ Resolution: 8 bits
  ☐ Conversion rate: 20 Msps (V+ = 5 V)
- ☐ Linearity: ±1/2 LSB typ
- ☐ Reference voltage: 3.5 V typ☐ Power supply: 5 V single
- Power supply: 5 V single
- ☐ Low power consumption (350 mW typ)
- ☐ Available in 24 lead DIP

# **Absolute Maximum Ratings**

 $T_A = 25$  °C


Power Supply Voltage	-0.3 to +7.0V -0.3 to V <sub>DD</sub> +0.3V -0.3 to V <sub>IN</sub> +0.3V -0.3 to +0.3V		
Input/Output Terminal Voltage			
Analog GND Voltage			
Reference GND Voltage			
Operating Temperature Range	-20 to +75°C		
Storage Temperature Range	-40 to +125°C		

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Ordering Information**

Part Number		
μPD6950C	Plastic DIP	-20°C to +75°C

# **Pin Configuration**




# Pin Identification

Pin	Symbol	Function				
	DB <sub>4</sub>	Digital output 4th				
2	08 <sub>3</sub>	Digital output 3rd				
3	DB <sub>2</sub>	Digital output 2nd				
4	0B <sub>1</sub>	Digital output MSB				
5	OVER	Overrange				
5	AV+	Analog power supply				
7	<b>V</b> +	Power supply				
3	RT	Reference voltage (high voltage side)				
9	GND <sub>D</sub>	Digital GND				
10	CLK	Clock input				
11-	V+	Power supply				
12	AV+	Analog power supply				
13	GND <sub>A</sub>	Analog GND				
14	GND <sub>A</sub>	Analog GND				
15	NC	No connection				
16	VIN	Analog input				
17	NC	No connection				
18	RB	Reference voltage (low voltage side)				
9	GND <sub>A</sub>	Analog GND				
20	GND <sub>D</sub>	Digital GND				
1	DB <sub>8</sub>	Digital output LSB				
22	OB <sub>7</sub>	Digital output 7th				
:3	DB <sub>6</sub>	Digital output 6th				
24	085	Digital output 5th				



# **Block Diagram**



**Electrical Characteristics**  $T_A = 25 \, ^{\circ}C$ , V+ = AV+ = 5V, sampling rate = 20 MHz

		Limit			Test	
Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Current Consumption	IDD		50		mA	
Resolution	RES		8		bit	
Non-Linearity	NL			1.5	LSB	V <sub>REF</sub> =3.5V
Differential Gain	DG			5	%	f <sub>SAMP</sub> =14.318 MHz
Differential Phase	DP			5	. 0	f <sub>SAMP</sub> =14.318 MHz
Reference Resistance	R <sub>ref</sub>		1.5		kΩ	
Data Output High-Level Current	ЮН			1.0	mA	V <sub>OH</sub> = 2.5V
Data Output Low-Level Current	loL	1.8			mA	V <sub>OL</sub> = 0.4V

# Recommended Operating Conditions $T_A = 25\,^{\circ}\text{C}$

		Limit				Test
Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power Supply Voltage	V+, AV+	4.5	5.0	5.5	٧	
Reference Voltage	VREF	2.5	3.5	3.5	٧	
Sampling Clock	f <sub>SAMP</sub>			20	MHz	
CLK Input High Level	VIH	2.7			٧	
CLK Input Low Level	VIL			0.4	٧	
Output Code			Binary			



# Pin Functions

# DB<sub>1</sub> to DB<sub>8</sub>

 ${\sf DB_1}$  to  ${\sf DB_8}$  are the 8-bit digital signal output terminals. The analog signal input to terminal 16 (analog input terminal) is converted and sent from these terminals as an 8-bit digital signal.  ${\sf DB_1}$  corresponds to MSB, and  ${\sf DB_8}$  corresponds to LSB.

## **OVER**

OVER is the overflow output terminal. When the analog input level (terminal 16) exceed the value of  $V_{OVER}$ , a high level is sent from this terminal.

 $(V_{OVER} = (255 + 1/2) LSB, 1LSB = (V_{RT}-V_{RS})/256$ 

#### CLK

CLK is the A/D conversion clock input terminal. The analog data is latched on the rising edge of this clock. The internal encoder and latch circuit operations are synchronized with the timing pulses generated by this clock.

#### VIN

VIN is the analog input terminal. The analog signal to this terminal is converted on the rising edge of the CLK input clock and is sent from terminals DB $_1$  to DB $_8$  as an 8-bit digital signal.

#### RT

RT is the reference voltage input terminal on the high voltage side. It is the  $V_{\mbox{\scriptsize REF}}$  input terminal.

#### RB

RB is the reference voltage input terminal on the low voltage side. Normally, 0V is applied to this terminal.

#### AV+

AV+ is the power supply terminal for an analog system.

# **V**+

V+ is the power supply terminal for a digital system.

#### GNDA

GNDA is the ground terminal for an analog system.

#### GNDn


GND<sub>D</sub> is the ground terminal for a digital system.

#### NC

NC is a non-connection terminal, but normally, it is connected to  $GND_{\Delta}$ .

# **Typical Applications**


#### **Test Circuit**






# **Typical Applications (Cont.)**

# **Application Circuit**



# **Timing Waveform**



# **Output Data Format**

					Digital	output				
Analog input	OVER	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB6	
V <sub>RB</sub> to 1/2 LSB	0	0	0	0	0	0	0	0	0	
1/2 LSB to 1 + 1/2 LSB	0	0	0	0	0	0	0	0	1	
254 + 1/2 LSB to 255 + 1/2 LSB	0	1	1	1	1	1	1	1	1	
255 + 1/2 LSB to V <sub>RT</sub>	1	1	1	1	1	1	1	1	1	
V <sub>RT</sub> to V+	1	1	1	1	1	1	1	1	1	-

$$LSB = \frac{V_{RT} - V_{RB}}{256}$$



# 6-bit A/D converter CMOS

The µPD6951C is an 6-bit A/D converter for video signal.


Although it is a CMOS converter (VDD = 5V), its conversion rate is very high because a high-speed CMOS technique and a full-parallel (flash) conversion method are used.

With its low power comsumption and conversion rate of 20Msps, this converter can be applied to various units such as digital video processing systems and high-speed facsimiles.

## **Features**


Resolution: 6 bits
Conversion rate: 20Msps
Linearity: ±1/2 LSB
Reference voltage: 2.5 V TYP.
Power supply voltage: +5V single
Low power comsumption (125mW TYP.)
TTL compatible (Digital output)
18 pin plastic DIP

# **Block Diagram**





Connection Diagram (Top View)



1 DB3 Digital output (3rd) 2 DB2 Digital output (2nd) Digital output (MSB) 3 DB<sub>3</sub> 4 OVER Over range 5 DVDD Digital power supply 6 RT Reference voltage (high voltage side) 7 DGND Digital GND 8 CLK Clock input 9 DVDD Digital power supply 10 AVDD Analog power supply Analog GND 11 AGND 12 NC No connection 13 VIN Analog input Reference voltage (low level side) 14 RB 15 DGND Digital GND Digital input (LSB) 16 DB<sub>6</sub> 17 DB5 Digital input (5th) Digital input (4th) 18 DB4



# Pin Discription

Symbol	Function
DB <sub>1</sub> -DB <sub>6</sub>	DB1 to DB6 are the 6-bit digital signal output terminals. The analog signal input to terminal 13 (VIN) is converted and output from these terminals as an 6-bit digital signal. DB1 corresponds to MSB, and DB6 corresponds to LSB.
OVER	OVER is the overflow output terminal. The analog input level exceeds the value of VOVER, a high level is output from this terminal. (VOVER = $(63 + 1/2)$ LSB, 1LSB = $(VRT-VRB)/64$ )
CLK	CLK is the A/D conversion clock input terminal. The analog data is latched on the rising edge of the clock. The internal encoder and latch circuit operations are synchronized with the timing pulses generated by this clock.
VIN	$V_{IN}$ is the analog input terminal. The analog input from this terminal is converted on the rising edge of the CLK input, and is output from terminals (DB <sub>1</sub> -DB <sub>6</sub> ) as an 6-bit digital signal.
RT	RT is the reference voltage input terminal on the high voltage side. It is the VREF input terminal.
RB	RB is the reference voltage input terminal on the low voltage side. Normally, 0 V is input to this terminal.
AVDD	AVDD is the power supply terminal for an analog system. Normally, +5 V is input to this terminal.
DVDD	DVDD is the power supply terminal for a digital system. Normally, +5 V is input to this terminal.
AGND	AGND is the ground terminal for an analog system.
DGND	DGND is the ground terminal for a digital system.
NC	NC is a non-connection terminal.

# Absolute Maximum Ratings (Ta = 25°C)

Parameter	Rating	Unit
Power supply voltage	-0.3 to +7.0	٧
Input terminal voltage	-0.3 to V <sub>DD</sub> +0.3	V
Output terminal voltage	-0.3 to VDD +0.3	V
Reference GND voltage	-0.3 to +0.3	V
Operating temperature range	-10 to +75	∞
Strage temperature range	-40 to +125	°C

# Recommended Operating Condition (Ta = 25°C)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Power supply voltage	VDD		4.5	5.0	5.5	٧
Reference voltage	VREF		2.0	2.5	3.5	V
Sampling clock	fsamp				20	MHz
CLK input high level	VIH		2.7			V
CLK input low level	VIL				0.4	٧



# Electrical Characteristics ( $T_a = 25^{\circ}C$ , $V_{DD} = 5V$ , $f_{samp} = 20MHz$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Power supply current	IDD			25		mA
Resolution	RES			6		bit
Non-linearity	NL				±1/2	LSB
Differential gain	DG			2		%
Differential phase	DP			. 2		0
Reference registance	RREF			0.5		kΩ
Data output high level voltage	VOH	IOH = -1.0mA	2.8			v "
Data output low level voltage	VOL	IOL = 1.8mA			0.4	٧

Package Dimensions (Unit: mm) 18 pin plastic DIP (300 mil)





#### Description

The µPD7001 is a high performance, low power, 8-bit CMOS analog-to-digital converter. Using the Successive Approximation Register (SAR) technique, the 7001 offers the designer the convenience of serial data output and microprocessor interface, with the versatility of four addressable multiplexed analog inputs and low power CMOS operation.

#### **Features**

- ☐ 4 channel multiplexed analog input
- Auto zero and full scale correction without external components
- ☐ Serial data output
- High input impedance 1000 MΩ
- ☐ Operates from a single +5 V supply
- ☐ Low power operation (CMOS)
- □ 140 µs conversion speed
- ☐ Linearity: 0.8% FSR

# **Ordering Information**

Part		Operating Temperature
Number	Package	Range
μPD7001C	Plastic DIP	0°C to +70°C


## **Absolute Maximum Ratings**

 $T_A = 25^{\circ}C$ 

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to 125°C
Analog Input Voltage	-0.3 V to V+ + 0.3 V
Reference Input Voltage	-0.3 V to V+ + 0.3 V
Digital Input Voltage	-0.3 V to +12 V
Maximum Pull-up Voltage	+12 V
Supply Voltages	-0.3 V to +7 V
Power Dissipation	200 mW

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Configuration**




#### Pin Identification

Pin	Name	Symbol	Function
1	End of Conversion	EOC	High impedance when CS — Low. Open drain output.
2	Data Latch	DL	MPX addresses are latched at the falling edge of DL input.
3	Serial Input	81	Pin to accept MPX address data. Data read at the rising edge of SCX input.
4	Serial Clock	SCK	SCK controls the shift operation of I/O interface 8-bit shift register. Input.
5	Serial Output	80	Conversion data in shift register are output at the falling edge of SCK. High impedance when CS — High. Open drain output.
6	Chip Select	Ċ\$	CS = High: A/D conversion mode CS = Low: Interface mode. Input.
7	Clock	CLO	Pin for clock oscillation.
8	Clock	CL1	Pin for clock oscillation.
9	Digital Ground	VSS	Ground terminal. Tie to GND with analog GND externally.
10-13	Analog Inputs	A <sub>0</sub> to A <sub>3</sub>	Analog input terminals.
14	Analog GND	GND	Ground terminal for analog inputs and references.
15	Reference Input	VREF	Pin to set full scale voltage. VREF $\sim$ 2.5 V.
16	Power Supply	V+	+5 V



# **Block Diagram**





# **DC Characteristics**

 $T_A = +25$  °C  $\pm$  2 °C;  $f_{clk} = 400$  kHz; V+ = 5 V,  $\pm 0.25$  V,  $V_{REF} = 2.500$  V, Note 1

			Limits	: .		Test		
Parameter	Symbol Mi		Min. Typ.		Unit	Conditions		
Resolution				8	Bit			
Nonlinearity	NL			0.8	%FSR			
Full-Scale Error	***************************************		. 1	2	LSB			
Full-Scale Error Temperature Coefficient			30		ppm/°C			
Zere Error				2	LSB			
Zero Error Temperature Coefficient			30		ppm/°C			
Total Unadjusted Error 1	TUE1			2	LSB	Note 4		
Total Unadjusted Error 2	TUE2			2	LSB	Note 5		
Analog Input Voltage	VIN	0		VREF	V	Note 1		
Analog Input Resistance	R <sub>IM</sub>		1000		MΩ	V1 = 0 to V		
Conversion Time	CONV		140		μ8	Note 2		
Clock Frequency Range	f <sub>clk</sub> •	0.01	0.4	0.5	MHz			
Clock Frequency Distribution	Δĺ <sub>cik</sub>	-	±5	±20	%	$R=27~K\Omega$ , $C=47~pF$ , $t_{CK}=400~kHz$		
Serial Clock Frequency	†SCK		0.5		MHz	Note 3		
High Level Voltage	V <sub>IH</sub>	3.6		v	٧			
Low Level Voltage	V <sub>IL</sub>			1.4	٧			
Digital Input Leakage Current	IILK		1.0	10	μA	V <sub>I</sub> = V <sub>SS</sub> to +10 V		
Low Level Output Voltage	VOL			0.4	٧	I <sub>OL</sub> = 1.7 mA		
Output Leakage Current	I <sub>OLK</sub>		1.6	10	μA	V <sub>0</sub> = +10 V		
Power Dissipation	PD		5	15	mW			

CONV = 56/CK

Notes: 1. All digital outputs are put at a high level when V<sub>i</sub>>V<sub>REF</sub>.

2. A/D conversion is started with CS going high; at the final step of the first A/D conversion, EOC is low. The conversion time is:

For 'SCK<500 kHz, the load capacitor (stray capacitance included) and the pull-up resistor, which are connected to serial output, are required to be not more than 30 pF and 4 kΩ respectively.

<sup>4.</sup> V+ = 5.0 V,  $V_{REF}$  = 2.5 ± 0.25 V. 5. V+ = 4.5 to 5.5 V.



#### **AC Characteristics**

 $T_{A}=+25\,^{\circ}C\pm2\,^{\circ}C;\,f_{clk}=400\;kHz;\,V+=5\;V,$  Note 1

			Limit	ts	100	Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
EOC Hold Time	tHECS.	0			μ\$	EOC to CS
CS Setup Time	ISCSK	12.5			με	CS to SCK Note 1
Address Data Setup Time	<sup>t</sup> SIK	150			ns	
Address Data Hold Time	<sup>t</sup> HKI	100			A8	
High Level Serial Clock Pulse Width	twhK	400			ns	
Low Level Serial Clock Pulse Width	twck	400			ns.	
Data Latch Hold Time	†HKDL	200			ns	SCK to DL
Data Latch Pulse Width	†DK0	200			RS	
Serial Data Delay Time	<sup>†</sup> DK0			500	ns	SCK to SO, RL = 3 K (Note 2), CL = 30 pF
Delay Time to Floating SO	tFCSO	-		250	ns	CS to High Impedance SO
CS Hold Time	tHKCS	200			ns	

Notes: 1. When  $\overline{\text{CS}}$  is high, the μPD7001 performs A/D conversion and does not accept any external digital signal. It remains at the previous state continuously. When  $\overline{\text{CS}}$  is low, the data is exchanged with the external digital circuits. However, 5 internal clock pulses are needed before digital data is output. The rating corresponds to the 5 clock signal pulses:

 $t_{SCSK}~(min) = 5/t_{cik}$  2. The serial data delay time depends on load capacitance and pull-up resistance:  $t_{DKO} = 2.3 \times R_L \times C_L + 100$  ns.

## Addressing the inputs

One of the four analog inputs is selected by toggling the chip select line at pin 6 "low" and presenting a 2-bit serial code (from the host controller) to the Serial Input (SI) at pin 3.

The "channel select" data is sent to the upper 2 bits of the 9-bit shift register on the rising edge of the Serial Clock (SCK) at pin 4 and loaded into the Data Latch on the falling edge of the Data Latch signal at pin 2.


Referring to figure 1 the analog input addressing sequence is:

- ☐ Chip Select (CS pin 6) toggled "low" or 0
- ☐ 2-bit "channel select" data presented to SI and pin 3
- ☐ Data shifted in on SCK rising edge
- ☐ Data Latch signal present at pin 2 (pulse is 200 ns min.)
- ☐ Mux address data latched on falling edge of DL signal.

#### Multiplexer Channel Selection

Input	DO .	D1	
AO ·	Low	Low	
Al	High	Lew	
A2	Low	High	
A3	High	High	

Figure 1. Analog Channel Selection



Note: Addressing the  $\mu$ PD7001 inputs can be implemented simultaneously with Serial Data Output.

Rise and Fall times of all signals should not exceed 50 ns.

83-0024314



#### The Conversion Process

When Chip Select (CS) at pin 6 is "high," all external inputs (except the selected analog input) and outputs are disabled and the internal Sequence Controller controls the conversion process on the selected analog input via the A/D converter section.

The A/D converter section is comprised of the comparator and buffer amplifier, the successive approximation register and an 8-bit digital to analog (D/A) converter. Because the SAR technique requires the input voltage be stable during the conversion process, it is recommended that a low pass filter and a sample and hold circuit precede the analog input. Failure to present stable input voltage will result in conversion errors.

A single conversion requires 56 internal clock periods, which are clock periods generated by the Sequence Controller Clock (CL0) and CL1 at pins 7 and 8 respectively. The internal clock speed is set by RcI and CcI and the values shown in figure 2 are recommended for proper timing.

The final step in the conversion process is the transfer of converted data to the shift register and signaling (to the external controlling device) that the converted data is available for reading, via the End of Conversion (EOC) pulse at pin 1.

If the data is not to be read then the Chip Select ( $\overline{CS}$ ) line is kept in the "high" state and the Sequence Controller begins the next conversion of the last selected analog channel. Note again that "channel select" data and "converted" data output can only be initiated while the Chip Select line is "low." The sequence of data conversion and output is shown in figure 2.

#### Sequence:

- ☐ Analog channel selection (1 of 4):
  - $\overline{\mathsf{CS}} = \text{"low"}$
- ☐ Analog-to-digital conversion (internal): CS = "high"
- Internal load of "converted data" to shift register (56 internal clock cycles):
  - $\overline{CS} = \text{"high"}$
- □ EOC signals data ready to external controller: CS = "high"
- Output of serial data to controlling device-and/or refresh of analog input select data;
  - $\overline{CS} = "low"$

Stability of the analog input voltage level is critical to the conversion accuracy of the  $\mu PD7001$ , as with any SAR type converter, during the conversion cycle. When  $\overline{OS}$  is "high," the converter responds to whatever voltage level is present at the selected input. For DC level sampling from remote sensors a low pass filter (similar to that shown in figure 3) and a sample and hold circuit (such as the  $\mu PC398$ ) is recommended.

Figure 2. Digital Data Output







Figure 3. Low Pass Filter Circuit








# **Operating Characteristics**




















# **Operating Characteristics (Cont.)**











# **EXTENDED TEMPERATURE RANGE**

DC CHARACTERISTICS Ta = -40°C ... +110°C; VDD = +5V ± 5 %; VREF = 2.5V; fCK = 200 kHz

PARAMETER	SYMBOL		LIMITS		UNIT	TEST	
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Resolution			8	8	Bit	V <sub>DD</sub> = 5V V <sub>REF</sub> = 2.25 2.75V	
Non Linearity				1.2	% FSR	V <sub>DD</sub> = 5V V <sub>REF</sub> = 2.25 2.75V	
Full-Scale Error				3	LSB	V <sub>DD</sub> = 5V VREF = 2.25 275V	
Full-Scale Error Temp. Coefficient			30		ppm/°C	V <sub>D</sub> b = 5V VREF = 2.25 2.75V	
Zero Error				3	LSB	V <sub>DD</sub> = 5V V <sub>REF</sub> = 2.25 2.75V	
Zero Error Temp. Coefficient			30		ppm/°C	V <sub>DD</sub> = 5V V <sub>REF</sub> = 2.25 275V	
Total Unadjusted Error 1	T.U.E 1			3 .	LSB	V <sub>DD</sub> = 5V V <sub>REF</sub> = 2.25 2.75V	
Total Unadjusted Error 2	T.U.E. 2			3	LSV	V <sub>DD</sub> = 4.5V 5.5V V <sub>REF</sub> = 2.500V	
Analog Input Voltage	Vi	0		VREF	V		
Analog Input Resistance	Rį		1000		MΩ	V <sub>I</sub> = 0 to V <sub>DD</sub>	
Conversion Time	tCONV		280		μι		
Clock Frequency Range	fCK	Q1	0.2	0.3	MHz		
Clock Frequency Distribution	fcĸ		± 15	± 30	%	R = 68KΩ, C = 47pF (f <sub>CK</sub> = 0.2MHz)	
Serial Clock Frequency	fsck		0.5		MHz		
High Level Voltage	VIH	3.8	T		V		
Low Level Voltage	VIL		T	1.2	V		
Digital Input Leakage Current	41			15	μА	VID = VSS to +10V	
Low Level Output Voltage	VOL		T	0.6	v	IOL = 1.7mA	
Output Leakage Current	IL.		1	15	μА	Vo = +10V	
Power Dissipation	Pd		7	20	mW	T .	

## AC CHARACTERISTICS Ta = -40°C ... +110°C; fCK = 200 kHz; VDD = 5V ± 5 %

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
EOC Hold Time	THECS	0			μs	EOC to CS
CS Setup Time	tSCSK	25			με	CS to SCK
Address Data Setup Time	tsik	150			ns	
Address Data Hold Time	tHKI	100			ns	
High Level Serial Clock Pulse Width	₩HK	400			ns	
Low Level Serial Clock Pulse Width	tWLK	400			ns	
Data Latch Hold Time	tHKDL	200			ns	SCK to DL
Deta Latch Pulse Width	tWHDL	200	1		ns	
Serial Data Delay Time	†DKO			600	ns	SCK to SO, R <sub>L</sub> = 3KΩ CL = 30pF
Delay Time to Floating SO	tFCSO		1	300	nd	CS to High impedance SO
CS Hold Time	THKCS	200			ns	

THERE IS A RESTRICTION TO THE USE OVER - 40 TO PLUS 110 DEG C TEMP RANGE. HERE IS THE RESTRICTION.


IN CASE THAT THERE IS A PAUSE PERIOD OF MORE THAN 10 MSEC BETWEEN ONE CONVERSION AND THE OTHER, A DUMMY CONVERSION IS REQUIRED IN BETWEEN AS SHOWN IN THE FOLLOWING FIGURE.


THIS DUMMY CONVERSION CAN BE IMPLEMENTED BY WRITING A CONVERSION INSTRUCTION ONTO THE CONTROLLER PART. SINCE THE OUTPUT DATA OF THE DUMMY CONVERSION IS A MEANINGLES VALUE, THE READ OPERATION BY MICROCOMPUTER IS NOT NECESSARY.

THE REASON FOR THIS RESTRICTION IS AS FOLLOWS.

14B







#### APPLICATION HINTS


- Data held in the internal sequence controller and address latch just after power-on is random. Therefore, an MPX address setting and a sequence controller resetting are required before a first conversion data reading.
- 2. When using long wires to connect external components and µPD7001 terminals, noise induction and some interference must be expected and taken into account.
- 3. The µPD7001 uses the successive approximation technique for A/D conversion; therefore, a sample and hold circuit is required when a fast varying analog input signal is applied. In addition, a C-R filter as shown below should be used, in order to minimize noise in a DC analog input signal.

APPLICATION EXAMPLE: REDUCING DIGITAL I/O TERMINALS Please refer to the Block Diagram on page 2 and the Timing Waveforms on page 4. In this application, an MPX address write is required in every Date Read.

A wired OR connection is feasible, because  $\overline{\text{EOC}}$  and SO are both open drain output and the signal output timing of  $\overline{\text{EOC}}$  is different from that of SO.

The DL signal is strobed by  $\overline{\text{CS}}$  in the chip. Therefore, by connecting DL to V<sub>DD</sub>, MPX Address Data is latched at the rising edge of  $\overline{\text{CS}}$ .

C-R Filter






WHEN THE 7001 IS IN PAUSE FOR A LONG TIME AT HIGH TEMP WITHOUT ANY CONVERSION INSTRUCTION, THE ANALOG CHARGE (OFFSET VOLTAGE COMPENSATION ETC.) RETAINED ON THE INTERNAL CAPACITORS CAN BEDISCHARGED. IN ORDER TO SECURE THE RETURN TO THE NORMAL OPERATION, A DUMMY CONVERSION MUST BE INSERTED.



PACKAGE OUTLINE μPD7001C (Plastic)



ITEM	MILLIMETERS	INCHES
Α.	19.4 max	0.76 max
В	0.81	0.03
С	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2.54 min	0.10 min
Н	0.5 min	0.02 min
1	4.05 max	0.16 max
J	4.55 max	0.18 max
К	7.62	0.30
L	6.4	0.25
М	0.25 <sup>+0.10</sup> -0.05	0.01



#### Description

The  $\mu$ PD7002 is a high performance, low power, 10-bit CMOS analog-to-digital converter. Using the integrating technique the 7002 offers the designer full microprocessor interface, four multiplexed analog inputs, and low power CMOS construction.

#### **Features**

□ 8- or 10-bit resolution (selectable)
□ 4 channel multiplexed analog input
□ Auto zero and full scale correction without external components
□ High input impedance — 1000 MΩ
□ Internal status register can be accessed by host controller
□ Operates from single +5 V supply
□ Interfaces to most 8-bit microprocessors
□ Low power operation (CMOS)
□ 5 ms conversion speed (10 bits with f<sub>CK</sub> = 2 MHz)
□ Available in two performance ranges:
□ Conversion accuracy (maximum with
□ T<sub>A</sub> = 0 to +50°C):
□ µPD7002C-1 ... 0.1% FSR
□ µPD7002C ... 0.2% FSR

## **Ordering Information**

Part		Operating Temperature
Number	Package	Range
μP07002C	Plastic DIP	-20°C to +70°C


# **Absolute Maximum Ratings**

 $T_{\Delta} = +25^{\circ}C$ 

Operating Temperature	-20°C to +70°C
Storage Temperature	−65°C to +150°C
Power Supply Voltage	-0.3 V to +7.0 V
All Input Voltages	-0.3 V to V + 0.3 V
Power Dissipation	300 mW
Analog GND Voltage	± 0.3 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Pin Configuration




#### Pin Identification

Pin	Name	Function
1, 2	Xo. Xi	External clock input
3	GND	TTL ground
4, 6	CI	Integrating capacitor
5. 7	GD	Guard
8	VREF	Reference voltage input
9	GND	Analog ground
10	CH3	Analog channel 3
11	CH <sub>2</sub>	Analog channel 2
12	CH1	Analog channel 1
13	CHO	Analog channel ()
14	V+	Voltage (+5 V)
15-22	07-00	Data bus
23	CS	Chip select
24, 25	WR, RD	Control bus
26, 27	Ag. A1	Address bus
28	EOC	End of conversion interrupt



# **Block Diagram**



# Digital I/O Pin Function

Pin	Symbol	Name	1/0	Function
1, 2	Xg. X <sub>1</sub>	Xtal	-	Xtal OSC. X1 can be used as the input of external clock.
15-22	07-00	Data Bus	Three-state (1 TTL) I/O)	A/D conversion data (High and Low Byte) and internal status output to 8-bit Data Bus. MPY Address, 8/10 select and flag data input from bus. High impedance when $\mu$ PD7002 is not enabled ( $\overline{\text{CS}}=\text{High}$ ).
23	Ĉŝ	Chip Select	Input	Low level of CS makes other input pins (WR, RD, Ag, Ag) enable and data transmission and receiving are possible through data bus pins.
24	WR	Write	Input	When $\overline{ extsf{WR}}= extsf{Low}$ , $\mu extsf{PD7002}$ receives new data from data bus.
25	RD	Read	Input	When $\overline{ ext{RD}}= ext{Low}$ , $\mu$ PD7002 transmits conversion data and internal status to data bus.
26, 27	Ag. Aj	Address	Input	A <sub>O</sub> , A <sub>1</sub> designate the data in data bus (High, Low, Status Byte).
28	ĒOC	End of Conversion	Output (1 TTL)	$\overline{EDC}$ indicates the end of conversion to external chips. Read mode operation (high byte output) resetable $\overline{EDC}$ .



# **DC** Characteristics

 $T_A=0\,^{\circ}C$  to +50  $^{\circ}C;\,V+=+5$  V  $\pm$  0.25 V

 $V_{REF} = +2.50 \text{ V}, f_{clk} = 1 \text{ MHz}, C_{INT} = 0.033 \mu\text{F}, 10\text{-Bit Mode}$ 

· ·		Limits				Test	
Parameter	Symbol	Min.	Typ. Max.		Unit	Conditions	
Resolution, 7002C-1		10	11	12	Bits		
Resolution, 7002C		9	11	12	Bits		
Nonlinearity, 7002C-1			0.05	0.1	%FSR		
Nonlinearity, 7002C			0.1	0.2	%FSR		
Full Scale Error, 7002C-1			0.05	0.1	%FSR		
Full Scale Error, 7002C			0.1	0.2	%FSR		
Zero Scale Error, 7002C-1			0.05	0.1	%FSR		
Zero Scale Error, 7002C			0.1	0.2	%FSR		
Full Scale Temperature Coefficient		and the same and t	10		ppm/°		
Zero Scale Temperature Coefficient			10		ppm/°C		
Analog Input Resistance	Rin		1000		MΩ	V <sub>IN</sub> = 0 to V+	
Total Unadjusted Error 1, 7002C-1	TUE1		0.05	0.1	%FSR		
Total Unadjusted Error 1, 7002C	TUE1		0.1	0.2	%FSR		
Total Unadjusted Error 2, 7002C-1	TUE2		0.05	0.1	%FSR		
Total Unadjusted Error 2, 7002C	TUE2		0.1	0.2	%FSR		
Clock Input Current	I <sub>cik</sub>		5	50	μÄ	X <sub>I</sub> pin can be used as an external CMOS level clock input. When external clock is applied. X <sub>O</sub> pin should be left open	
High Level Output Voltage	V <sub>GH</sub>	V+ - 1.5			٧	$l_0 = -1.6$ mA, $T_A = -20$ to $+70$ °C	
Low Level Output Voltage	VOL			0.45	٧	$I_0 = 1.6$ mA, $T_A = -20$ to $+70$ °C	
Digital Input Leakage Current	ILK		1	10	μA	$0 \le V_{ N} \le V +$	
Output Leakage Current	1 <sub>OLK</sub>	***************************************	1	10	μA	0 ≤ V <sub>IN</sub> ≤ V+	
Power Dissipation	Po		15	25	mW		



## **AC Characteristics**

 $T_{A}=+25\,^{\circ}\text{C}$ ; V+ = +5 V  $\pm$  0.25 V, V<sub>REF</sub> = +2.5 V, f<sub>CIk</sub> = 1 MHz,  $C_{INT}=0.033\,\mu\text{F}$ 

			Limits			Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Conversion Speed (10 bit)	tconv	8.5	10	15	ms	
Conversion Speed (8 bit)	tCONV	2.4	4	5 .	ms	
Address Setup Time CS, Ag. A <sub>11</sub> to WR	taw	50			ns	
Address Setup Time CS. Ag. A11 to RD	†AR	50			ns	
Address Hold Time WR to CS. Ag. Ag	twa	50	4.		ns	
Address Hold Time RD to CS. Ap. A1	1RA	50			ns	
Low Level WR Pulse Width	tww	400			ns	
Low Level RD Pulse Width	ten	400			ns	
Data Setup Time Input Data to WR	tow	300			ns	
Data Hold Time WR to Input Data	twp	50			ns	
Output Delay Time AD to Output Data	tab			300	ns	Note 1
Delay Time to High Z Output RD to Floating Output	†DF			150	ns	

Note: 1 TTL load + 100 pF.

## **Recommended Operating Conditions**

 $T_A = +25$ °C

			Limits	;		Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	٧+	4.75	5.00	5.25	٧	
Reference Voltage	VREF	2.25	2.50	2.75	٧	<u> </u>
Analog Input Voltage	Vin	0		VREF	٧	Note 1
Clock Frequency	f <sub>clk</sub>	0.5	1	3	MHz	Note 2
Integrating Capacitor	CINT	0.029	0.033		μF	
High Level Input	VIH	2.2			٧	Note 3
Low Level Input	VIL			0.8	٧	Note 3
High Level Clock Input	VXHL	V+ 1,4			٧	Note 3
Low Level Clock Input	VXLL			1.4	٧	Note 3


Notes: 1. Negative voltage input (< -0.2 V) decreases the input impedance. Furthermore, conversion error for the input through another MPX channel also increases.

## Notes [Cont.]:


- Integrating capacitor: C<sub>INT</sub> depends on clock frequency and can be obtained as follows C<sub>INT</sub>(µF) = 0.033/f<sub>CIK</sub> (MIIz). Note that conversion time is inversely proportional to the clock frequency
- to the clock frequency. 3.  $T_A = -20$  °C to +70 °C,  $V_T = +5$  V  $\pm$  0.25 V.

# **Timing Waveforms**

#### Write Mode




#### Read Mode







# Timing Waveforms (Cont.)



# Read Mode (Status, Low Byte)




# Read Mode (High Byte)







There is some uncertainty whether EOC is set or not, when data read operation is made simultaneously with the end of A/D conversion. Furthermore, the reading error occurs at this time, so in this case a dual read operation is recommended.

## **Operating Characteristics**







#### Addressing the Inputs

One of the four analog inputs is selected by initiating a write mode from the external controller with the control signals as <u>follows</u>:  $\overline{CS}$  (pin 23) = "low,"  $\overline{RD}$  (pin 25) = "high,"  $\overline{WR}$  (pin 24) = "low," A1 (pin 27) and A0 (pin 26) = "low."

The analog input select data is presented to D0 (pin 22) and D1 (pin 21) and the desired channel (1 to 4) is selected. The conversion resolution mode is also selected during "write" mode by presenting a "high" for 10-bit mode or "low" for 8-bit mode, to D3 at pin 19.

## Sequence

- □ Initiate "write" mode ( $\overline{CS} = 0$ ,  $\overline{RD} = 1$ ,  $\overline{WR} = 0$ , A1/A2 = 0).
- ☐ Present data for analog channel select to D0, D1.

☐ Present conversion resolution data to D3.

During the write mode the only available function of the  $\mu$ PD7002 is data input from the controlling system. When the write function is terminated the A/D conversion process starts.

## **The Conversion Process**

During the "write" mode the internal sequence controller is initialized and ready to take control of the conversion process on the rising edge of the write pulse. All conversion functions take place with the  $\mu PD7002$  in the "not selected" mode with the control signals set at:  $\overline{\text{CS}} = \text{"low,"} \ \overline{\text{RD}}$  and  $\overline{\text{WR}} \ \text{"high} \dots \text{A0"}$  and A1 "don't care." In the A/D section the analog signal is input via the multiplexer and compared to  $V_{\text{REF}}$  at pin 8 ( $V_{\text{REF}}$  sets the maximum full-scale input signal which can be converted). At this point the internal sample and hold for auto zero function and full scale correction are accomplished.

The processed analog signal is then passed to the analog section where the integrating capacitor is charged for a given time period controlled by the clock. In this case the period is 8192 clock periods. The capacitor is then terminated to ground and the falling slope is measured by the number of clock cycles to the zero crossing point. The number of clock cycles from peak to zero (falling slope) is proportional to the value of V<sub>IN</sub>. The integrator is then set up for the next conversion cycle.



The digital section converts the pulses from the analog section to 12-bit code and sends the converted code to the conversion data register where the data is latched and ready for "reading" by the controlling device. The data is then "read" in two bytes by addressing A0 and A1 while in the read mode. A1 = "low" A0 = "high" reads the high data byte (D0 to D7), and A1 = "high" A0 = "either" reads the low data byte (D7 to D4). During the low data byte read D0 to D3 are low and the data on D4 and D5 (bits 11 and 12) may not be accurate data.

The internal status can also be checked while in the read mode by setting A0 and A1 both "low."

## **Operation of Individual Sections**

Sequence Controller (See Sequence Chart)

The Sequence Controller controls the internal sequence of A/D conversion and the operation of the three-state I/O buffer. It is initialized by the write mode operation (analog MPX address and 10-/8-bit choice). After the write mode operation, the Sequence Controller starts the A/D conversion, and outputs an EOC signal when the conversion is completed. There is no power-on-reset circuitry.

# A/D Conversion Block

In the A/D section, an analog signal is input through the MPX and is compared to  $V_{\rm REF}$ , after which it is converted to a digital output signal. Full scale analog input is equal to  $V_{\rm REF}$ . GND as an analog input is equal to zero scale. A/D conversion time depends on both analog input voltage and conversion mode (10/8 bit).

#### Three-State I/O Port Section

The three-state I/O port section is controlled by the Sequence Controller. It accepts the MPX address input and conversion mode input (10-/8-bit choice). The three-state I/O port section outputs the internal status and conversion data high/low bytes.

#### **Conversion Data Latch**

After the end of conversion, the A/D section outputs new data to the Data Latch. The output of the Data Latch is connected to the three-state I/O ports, and the data can be read at any time. When Data Read occurs simultaneously with an internal data transfer, a read error occurs. Therefore, two read operations should be made, unless Data Read occurs after the end of conversion.

#### Status Latch

The status latch stores the status data internal to the chip, and the infernal operation state can be referenced by the status data. Status includes the following:

 $\overline{\text{BUSY}}$ ,  $\overline{\text{EOC}}$ : Internal sequence state of  $\mu\text{PD7002}$ . Write mode operation sets  $\overline{\text{BUSY}}$ , and this is reset at the end of conversion.  $\overline{\text{EOC}}$  is set at the end of conversion, and High Byte Read Operation resets  $\overline{\text{EOC}}$ .

#### MSB, 2nd; 10-/8-Bit Flag MPX

The data stored in the conversion Data Latch when the status reading operation is made can be output. Therefore, the data is refreshed at the end of conversion.

Access to the  $\mu$ PD7002 from the CPU can be made by both interrupt and polling methods. In the interrupt method use  $\overline{EOC}$  as an interrupt signal. In the polling method, use  $\overline{EOC}$  and  $\overline{BUSY}$  in Status Byte.

After the A/D conversion, the data in the conversion Data Latch does not change, and can be read repeatedly. Therefore, fundamental instructions like Load, Store, Move, etc. can be used to access data (by placing the address of the  $\mu\text{PD7002}$  in memory area). Note that the access time (t\_RD) and the data setup time (t\_DW) of the  $\mu\text{PD7002}$  are longer than that of the 8080 and 8085. The following program example shows the accessing of the  $\mu\text{PD7002}$  by polling method in an 8080-based system.

MPX Channel Address Functions

MPX Address		Analog Inp	ut Channel	
Bit	CHO	CH1	CH2	CH3
Dį	L	L	Н	H
DO	L	Н	L	Н



## **Control Terminal Functions**

	Control Terminals		ils		Internal	Data I/O			
ČŠ	RD	WR	A <sub>1</sub>	A7	Mode	Function	Terminals		
H	×	×	X	X	Not selected				
Ľ	Н	Н	×	x	Not selected	<del>-</del>	High impedance		
L	Н	L	L	L	Write mode	Data latch A/D start	Input status, D $_1$ , D $_0=$ MPX address D $_3=$ 8-bit/10-bit conversion designation. Note 1. D $_7=$ Flag input.		
L	н	L	L	H	Not selected				
L	Н	L	Н	Ľ	Not selected	_	High impedance		
L	Н	L	Н	Н	Test mode	Test status	Input status, Note 2		
L	L	H	L	L	Read mode	Internal status	$D_7=\overline{\text{EOC}}$ , $D_6=\text{BUSY}$ , $D_5=\text{MSB}$ , $D_4=2\text{nd}$ MSB, $D_3=8/10$ , $D_2=\text{Flag}$ Output, $D_1=\text{MPX}$ , $D_0=\text{MPX}$		
L	L	Н	L	. #	Read mode	High data byte	D7-D0 = MSB - 8th bit		
L	L	Н	Н	L	Read mode	Low data byte	D7-D0 = 9th - 10th bit		
Ĺ	Τ.	H	Н	Н	Read mode	Low data byte	03-00 = F		

**Notes:** 1. Designation of number of conversion bits: 8 bit = L; 10 bit = H.

Test Mode: used for inspecting the device. The data input-output terminals assume an input state and are connected to the A/D counter. Therefore, the A/D conversion data read out after this is meaningless.

#### **Bit Function**

		Write Mode	Read Mode					
		Function	Status Output	High Byte	Output	Low Byte Output		
Bit	1/0			10-Bit Note 2	8-Bit	10-Bit Note 2	8-Bit	
07	Output		EOC	MSB	MSB	9th	Note 3	
D6	Output		Busy	2nd	2nd	LSB	Note 3	
D5	Output		MSB Note 1	3rd	3rd	Q11	Note 3	
D4	Output		2nd Bit Note 1	4th	4th	Q12	Note 3	
03	1/0	10/8-Bit	10/8-Bit Note 1	5th	5th	Low	Low	
D2	1/0	Flag input	Flag Output Note 1	6th	6th	Low	Low	
D1	1/0	MPX Address	MPX Note 1	7th	7th	Low	Low	
DO	1/0	MPX Address	MPX Note 1	8th	8th	Low	Low	

Notes: 1. Previous conversion data.

In 10-bit mode, the µPD7002 operates as a 12-bit converter. Therefore, 11th and 12th bit data appear at Q<sub>11</sub> and Q<sub>12</sub>, and the output
of Q<sub>11</sub> and Q<sub>12</sub> varies with analog input; however, the data contain internal noise and are meaningless.


3. Not to be determined.




# Typical Applications

- 1. The high level input voltage of the  $\mu$ PD7002C is 2.2 V. In a minimum component system configuration, tying 50 k $\Omega$  resistors to DB<sub>0</sub>-DB<sub>7</sub>, A<sub>0</sub>, A<sub>1</sub>, CS, RD, and WR is recommended. The fan-out of DB<sub>0</sub>-DB<sub>7</sub> is 1 TTL level. In larger systems, use bus drivers as shown here.
- Use EOC as an interrupt signal if you have an interrupt-driven system.
- Use a 100 Hz low pass filter to decrease the conversion error. Using the diode protection circuit shown here is effective protection against high voltage surges.
- 4. The  $\mu$ PD7002 uses the integration technique for A/D conversion, and it operates at a very low current level. The external integrating capacitor (C<sub>INT</sub>) is directly connected to the internal integrator. Using the guard pattern as shown below makes the operation less sensitive to leakage current.
- Capacitors are tied to the X and X<sub>0</sub> pins to stabilize the oscillation, use a ceramic capacitor about 50 pF. About 50 ms is required for stable oscillation after initial power-on. Therefore, the first Write Mode Operation should occur after this interval.

## Typical Microprocessor Interface




#### Use of Bus Drivers






# **Typical Applications (Cont.)**

#### **Diode Protection Circuit**



#### **Guard Pattern**




#### **Noise Reduction**

The  $\mu$ PD7002 is an integrating A/D converter; however, it operates at a relatively high speed and the normal mode noise rejection cannot be expected. Observance of the following points will minimize noise induction to the input of the analog circuit.

- ☐ Use lower impedance in GND connection
- Place the bypass capacitors for supply voltage and V<sub>REF</sub> and analog input close to the μPD7002 (one point GND is also effective)
- ☐ Isolate analog circuitry from digital circuitry:
  - Component layout
  - GND wire layout
  - Shielding of analog circuitry (pin configuration of the µPD7002 is suitable for the layout shown in the next figure)

# Shield for Analog Circuitry



#### APPLICATION HINTS

#### 1. EXTERNAL CLOCK

IF EXTERNAL CLOCK IS USED XI (PIN 2) SHOULD BE USED FOR CLOCK INPUT. XO (PIN 1) SHOULD BE LEFT OPEN.

# 2. D 2 FLAG INPUT/OUTPUT

D2 FLAG INPUT DURING WRITE MODE CAN FREELY BE SET OR RESET WITHOUT ANY INFLUENCE TO THE A/D CONVERTER ITSELF. D2 FLAG OUTPUT DURING STATUS READ WILL HAVE THE CONTENTS AS PROGRAMMED DURING D2 INPUT.

#### 3 RESOLUTION

INTERNAL RESOLUTION IS 12 BIT BUT 11TH AND 12TH BIT DATA CONTAINS THE INTERNAL NOISE ONLY, ALLTHOUGH THEY VARY WITH ANALOG INPUT. TO INTRODUCE THE 7002 AS A 10 BIT A/D CONVERTER SHOULD BE BETTER AND WILL STOP CONFUSION ON THIS MATTER.

#### 4. GUARD PINS

TO MAKE THE 7002 LESS SENSITIVE AGAINST LEAKAGE CURRENT THE GUARD PIN (PIN 5 AND 7) SHOULD BE USED IN THE WAY SHOWN ON THE PAGE 20.



#### Description

The µPD7003 is a high speed, high performance, low power, 8-bit analog-to-digital Converter designed to be easily interfaced to the 8080 and 8086, 8- and 16-bit microprocessors. Using the parallel conversion technique, the  $\mu$ PD7003 features a conversion speed of 4  $\mu$ s and eliminates the need of sample and hold circuits in most applications. The µPD7003 is also capable of running under DMA control using a DMA controller such as the µPD8257. Available in a 24-pin ceramic/plastic DIP. the  $\mu$ PD7003 is the ideal converter for high speed 8-bit designs.

#### **Features**

- ☐ High speed conversion (250 k samples/sec. max.) ☐ Input consists of 255/1 matched autozeroed
- ☐ No missing codes over temperature range
- ☐ Linearity ±1.25 LSB max.
- ☐ Three-state outputs ☐ Overrange output
- ☐ Operates from single +5 V supply
- □ Low power consumption (50 mW)

## Ordering Information

Part		Operating Temperature
Number	Package	Range
μP07003C	Plastic DIP	-20°C to +70°C
μPD7003D	Ceramic DIP	-20°C to +80°C


# **Absolute Maximum Ratings**

$T_A$	==	25°	С
-	-		_

Qperating Temperature, C Package	−20 to +70 °C
Operating Temperature, D Package	−20 to +70°C
Storage Temperature	−65 to +125°C
All Input Voltages	-0.3 to V+ +0.3 V
Power Supply	-0.3 to +7 V
Power Dissipation	300 mW
Analog GND Voltage	+0.3 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# Pin Configuration



## Pin Identification

Pin	Name	Function
1	081	7th bit output
2	DB <sub>2</sub>	6th bit output
3	NC	Non connection
4	DB <sub>3</sub>	5th bit output
5	DB <sub>4</sub>	4th bit output
6	DB <sub>5</sub>	3th bit output
7	DB <sub>6</sub>	2th bit output
8	DB <sub>7</sub>	MSB output
9	OVER	Overrange output
10	V+	Power supply (+5 V)
11	VREF	Reference voltage input (positive)
12	V+	Power'supply (+5 V)
13	MODE	MODE control (note 1)
14	TEST	Low: Device test (used for inspecting the device) High: Conversion
15	CLK	Low: Previous data output High: Quantizing
16	CS	Chip select
17	DACK	DMA Acknowledge
18	ŌĒ	Low: Data output High: High impedance
19	AGND	Analog ground
20	VIN	Voltage input
21	V <sub>REF(GND)</sub>	GND for V <sub>REF</sub>
22	AGND	Analog ground
23	GND	Digital ground
24	DB <sub>O</sub> (LSB)	LSB



# Pin Identification (Cont.)


Pin	Name	Function
19	GNDA	Analog ground
20	VSIN	Analog input
21	VREFN	Reference voltage input (negative) (Note 2)
22	GNOA	Analog ground
23	GNDD	Digital Ground
24	DBO	LSB output

## Notes: 1.

		Inputs	
-	Mode	ŌĒ	8-Bit Register
_	1	1	Data refreshed with every CONV
		0	
•	0	1	
	•	0	No change

2. Tie to the analog ground unless external zero adjustment required.

# **Block Diagram**





## **DC Characteristics**

 $T_A = +25\,^{\circ}\text{C}$ ,  $V+=V_{REF} = 5.0 \pm 0.25\,\text{V}$ 

	Limits		Test			
Parameter	Symbol	l Min. Typ. Max. Unit		Unit	Conditions	
Power Supply Current	lcc		6.0	18.0	mA	tcy = 4.0 $\mu$ s, twcc = 2.0 $\mu$ s Note 1
High Leve! Output Voltage	Voh	2.8			٧	l <sub>0</sub> = -2.0 mA
Low Level Output Voltage	VOL			0.4	٧	I <sub>Q</sub> = -1.0 mA
Digital Input Leakage Current	IILK		-1	10	μA	0 V \( \subseteq V_{\text{IN}} \leq V + \)
Digital Output Leakage Current	IOLK		1	10	μA	$0 \text{ V} \leq \text{V}_0 \leq \text{V} +$
Reference Input Current	IREF	1.19	1.79	3.57	mA	CLK = H or L Note 1
Analog Input Resistance	RIN	1	35		kΩ	$V_{EN}=2.5$ V, $t_{CY}=4$ $\mu$ s, $t_{WLC}=2$ $\mu$ s Note 2
Reference Input Capacitance	CREF		100		pF	f <sub>clk</sub> = 1 MHz; unmeasured pins returned to Ground
Analog Input Capacitance	CiN		100		pF	f <sub>clk</sub> = 1 MHz; unmeasured pins returned to Ground
Power Dissipation	Po			50	mW	$t_{\rm CY}=4.0~\mu$ s, $t_{ m WLC}=2.0~\mu$ s

Notes: 1. This means DC current. Tie the bypass capacitors (electrolytic capacitor ≥ 10 µF, ceramic capacitor ≈ 0.01 µF) to V+ and V<sub>REF</sub> pins, in order to absorb rush current (≈ 10 mA).

2. DC input equivalent circuit is shown below.

Tie the bypass capacitor (> 0.01  $\mu$ F) to the analog input pin. 3 mA peak current flows into this pin.

# **AC Characteristics**

 $T_A = 25 \pm 2$  °C; V+ = 5.0 V

		Limits				Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
	IDEO		100	350	ns	ŌĒ↓ → DO
Output Delay Time	toco		150	450	ns	CONV ↓ → DO
	toso		100	350	ns	CS ↓ → DO
	DCOVR		100	350	ns	CONV 1 - OVER
Delay Time to Floating	tFEO		70	200	ns	0E 1 → D0
	1FSO		150	450	ns	ČŠ † → DO

# **Conversion Characteristics**

 $T_{A}=25\pm2^{\circ}C;\,V+=V_{REF}=5.0\;V;$ 

 $t_{CY} = 4.0 \,\mu s; t_{WLC} = 2.0 \,\mu s$ 

		Limits				Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Resolution	RES	8	8	8	Bits	-20°C to +80°C
Nonlinearity	NL			±1.25	LSB	
Full Scale Error				±1.00	LSB	
Full Scale Error Tem- perature Coefficient			20		ppm/°C	
Zero Scale Error		0.75	-	+0.75	LSB	
Zero Scale Error Tem- perature Coefficient			20		ppm/°C	

**Note:**  $\mu$ PD7003C:  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ .



## **Recommended Operating Conditions**

 $T_A = 0$ °C to 70°C:  $\mu$ PD7003C.

 $T_A = -20^{\circ}C \text{ to } +80^{\circ}C: \mu PD7003D$ 

			Limi	ts		Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V+	4.75	5.0	5.25	٧	
Reference Input Voltage	VREF	4.0	V+	V+	٧	
Analog Input Voltage	VIN	-0.1		V+ +0.1	٧ .	
High Level Legic Input	VIH	2.4		V+	٧	
Low Level Logic Input	V <sub>IL</sub>	-0,1		0.8	٧	
Sampling Rate		10		250k	times/s	
Conversion Cycle Time	tcy	4.0		100	μ8	
CONV High Level Width	†WHC	2.0			μ	-
CONV Low Level Width	twcc	2.0			μ8	
CONV Setup Time	†SCE	0		Note 1	N8	CONV ↓ → DE ↓
CS Setup Time	†SSE	100	•	12.	ns	CS 1 → OE 1
CS Hold Time	tHES	0	ALPHANIL PLAN		118	OE 1 → CS 1
OE Setup Time	†SEC	600			NS	<u>oe</u> † → <u>conn</u> †
OE Hold Time	tHCE	400			ns.	CONV ↑ → OE ↓
OE Low Level Width	†WLE	400		Note 2	ns	
Digital Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>			50	N8	

Notes: 1.  $t_{SCE}$  (ns)  $\leq t_{CY}$  (ns)  $-t_{WLE}$  (ns) -100 (ns).

2.  $t_{WLE}$  (ns)  $\leq t_{CY}$  (ns)  $-t_{SCE}$  (ns) -100 (ns).

## **Converter Operation**

Referring to the block diagram, the reference voltage is set externally to some desired level which references the individual internal components such that  $V_{\rm REF}$  is divided equally by 256 resistors in a ladder/divider configuration. The applied voltage to  $V_{\rm IN}$  is then compared to the reference level and the individual samples are sent to the selector section where the individual signals are multiplexed to form an address data word. The data word is then further encoded to form the final 8-bit data byte by the encoder ROM, and stored in the 8-bit register until the Output Enable Command. Then the data is sent to the data bus via a three-state buffer.

#### **Mode Select**

There are two modes of operation for the  $\mu$ PD7003. Figure 1 shows the timing diagram for mode "0" where the converter is operating in continuous output mode. The analog input is sampled when the clock is in the "low" state. When the clock is in the "high" state the conversion from analog-to-digital takes place and the resultant data is output on the next falling edge of the clock pulse and the cycle is repeated.

The second mode (Mode 1) is shown in figure 2. In this mode of operation, one conversion takes place while the clock is in the "low" state and the resultant data is held as long as output enable and Chip Select ( $\overline{CS}$ ) or DMA Acknowledge (DACK) are "low." Data refresh is inhibited until  $\overline{CS}$  and DACK are recycled.

#### MODE = "HIGH"

Data is refreshed on the falling edge of  $\overline{\text{CLK}}$ , loaded during the "low" clock state, and converted and output during the "high" clock state.

#### MODE = "LOW"

Data is loaded and converted when Output Enable is "low" and refreshed only when  $\overline{OE}$  makes the transition from high to low again.

Note that in either case data will only be accepted and output when  $\overline{OE}$  and  $\overline{CS}$  or  $\overline{DACK}$  are active ("low"). Output enable should not be changed during the intervals shown in figure 3. The timing for output enable change versus clock transition is 600 ns before and 500 ns after the rising or falling edge of  $\overline{CLK}$  any attempt to change  $\overline{OE}$  during these periods will be inhibited.



# **Timing Waveforms**

Figure 1. (MODE;0)




Figure 2. (MODE;1)






Figure 3. Timing Chart






## TIMING DIAGRAMS

## 1. CONTINUOUS **OUTPUT MODE**



#### \*1: The last coversion Data are output

## 2. LATCH **OUTPUT MODE**



## **OPERATION OF** INTERNAL CIRCUIT BLOCK

#### 1. COMPARATOR

Reference voltage (VREF) is divided by 256 resistors, and 256 comparators simultaneously compare analog input voltage (VIN) with the divided voltages.

#### 2. SELECTOR, ENCODER

Selector accepts the outputs of comparators, and detects the position of comparator which corresponds to analog input voltage.

The encoder generates an 8 bit code by translating the output data from selector.

When the analog input voltage (VIN) is higher than the reference voltage (VREF), the selector generates an over range signal (OVER).

#### 3. 8-BIT LATCH

This register temporally stores 8-Bit data from encoder.

# 4. LOGIC CONTROL

This circuit block generates internal control signals according to external control signals.




## **OPERATION MODES**

According to the different conversion output, two modes of operation are available.

1. CONTINUOUS OUTPUT MODE (MODE = H) The actual conversion time of  $\mu PD7003$  is shortened by using pipeline processing mode.

## INTERNAL TIMING




The pipeline processing consists of 3 steps:

- Comparing by comparators,
- Generating 8-Bit data in selector and encoder,
- Holding conversion data in 8-Bit latch.


Analog input signals are sampled at the low level interval of  $\overline{\text{CLK}}$ . The conversion data are output at the subsequent falling edge of  $\overline{\text{CLK}}$ .

# CONTINUOUS OUTPUT MODE TIMING







2. LATCH OUTPUT MODE (MODE = L) In this mode,  $\mu PD7003$  operates the same A/D conversion operation as continuous output mode, but with an additional 8-Bit latch operation. In latch output mode, updating of 8-Bit latch data is inhibited at the low level interval of OE, and holding the last latched data.



INPUT CHARACTERISTICS



INPUT CURRENT WAVEFORMS



POWER SUPPLY CURRENT WAVEFORMS









# **APPLICATION HINTS**

Note 1: Data of A<sub>1</sub> and A<sub>2</sub> are not held.

Note 2: Please do not change the level of  $\overline{OE}$  signal during the intervals shown below.




PACKAGE OUTLINE μPD7003C (PLASTIC)



ITEM	MILLIMETERS	INCHES
Α	33 max	1.3 max
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 min	0.1 min
Н	0.5 min	0.02 min
ı	5.22 max	0.205 max
J	5.72 max	0.225 max
К	15.24	0.6
L	13.2	0.52
M	0.25 <sup>+ 0.10</sup> - 0.05	0.01 + 0.004 - 0.0019



PACKAGE OUTLINE μPD7003D (CERAMIC)



ITEM	MILLIMETERS	INCHES		
Α	30.78 max	1.21 max		
В	1.53 max	0.06 max		
С	2.54 ± 0.1	0.10 ± 0.004		
D	0.46 ± 0.8	0.018 ± 0.03		
E	27.94 ± 0.1	1.10 ± 0.004		
F	1.02 min	0.04 min		
G	3.2 min	0.13 min		
н	1.02 min	0.04 min		
1	3.23 max	0.13 max		
J	4.25 max	0.17 max		
К	15.24 typ 0.60 typ			
L	14.93 typ	0.59 typ		
M	0.25 ± 0.05	0.010 ± 0.002		



#### Description

The  $\mu$ PD7004 is a 10-bit monolithic CMOS analog-todigital converter using the Successive Approximation Register (SAR) technique. The µPD7004 incorporates an 8-channel multiplexed analog input and full microprocessor interface to achieve a high degree of versatility. The designer has a choice of either serial or parallel output and interface to 8080 type microprocessors or advanced signal processors like the µPD7720.

#### **Features**

- ☐ 8-channel multiplexed analog input ☐ Serial or parallel interface
- ☐ 10-bit resolution
- ☐ Linearity: 1 LSB max. (T<sub>A</sub> = 25°C)
- $\Box$  Conversion time: 100  $\mu$ s (f<sub>clk</sub> = 1 MHz)
- ☐ Input voltage range 0 to V+
- □ Temperature range from -40 to +85°C
- ☐ Operates from single +5 volt supply

# **Ordering Information**

Part Number	Package	Operating Temperature Range	
μ <b>PD7004</b> C	Plastic DIP	-40°C to +85°C	


### **Absolute Maximum Ratings**

 $T_A = 25$ °C

Supply Voltage, VDD	-0.3 to +7.0 V
Input Voltage, V <sub>I</sub>	-0.3 to V+ +0.3 V
Reference Voltage, VREF	-0.3 to V+ +0.3 V
Operating Temperature, TOPT	-40 to +85°C
Storage Temperature, TOPT	-65 te +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# Pin Configuration



#### **Conversion Characteristics**

 $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{+} = V_{REF} = 4.5 \text{ to } 5.5 \text{ V}$ ,

			Limit	ts		Test	
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	
Resolution		10	10	10	Bit	-40 to +85°C	
Nonlinearity	NL			±1.0	LSB		
Zero Scale Error			- marine de marine de	±0.5	LSB		
Zero Scale Temperature Coefficient	- 1 1 - 32-		2		ppm/°C	40 to +85°C	
Full Scale Error	F- , -	-0.5	more as discour	0.5	LSB		
Full Scale Temperature Coefficient			2		ppm/°C	-40 to +85°C	
Nonlinearity	NL			±2	LSB	-40 to +85°C (T = T <sub>OPT</sub> )	






# Pin Identification

			Parallel Mode		Serial Mode
Pin	Symbol	Direction	Function	Direction	Function
1	CH4		Analog input CH4		
2	CH5		Analog Input CH5		
3	CH6		Analog input CH6		
4	CH7		Analog Input CH7		
5	V+REF		Positive reference input		
6	GND		Ground		
7	DB7/SO	0	Data bus (MSB)	0	Serial output
8	DB6/SI	0	Bata bus (2nd)	. 1	Serial input
9	DB5/SHIFT	0	Data bus (3rd)	. 1 -	LSB/MSB 1st select
10	DB4/SCKO	0	Data bus (4th)	1/0	Serial clock output
11	DB3/SOEN	0	Data bus (5th)	1/0	Serial output enable
12	DB2/CODE	1/0	Data bus (6th)	ı	Code select
13	DB1/DEV1	1/0	Data bus (7th	1	Frequency divide ratio set
14	DBO/DEVO	1/0	Data bus (LSB)	. 1	Frequency divide ratio set
15	V+		Power supply		
16	EOC	0	End of conversion (active low)	÷.	
17	CLOCK	1	Clock input		
18	MC	t	MODE select (H = Parallel, L = Serial)		
19	WR/STB		Write input	. 1	Strobe input
20	AO	1	Address input	1	internal/external shift clock
21	RD/SCKI	ı	Read input	1	Serial clock input
22	CS	ı	Chip select		
23	V+		Power supply		
24	GND		Ground		
25	CHO		Analog input CHO		
26	CH1		Analog input CH1		
27	CH2		Anslog input CH2		
28	CH3		Analog input CH3		



# **Block Diagram**



# **AC Characteristics**

 $T_A = -40\,^{\circ}\text{C}$  to  $+85\,^{\circ}\text{C}$ ,  $V+=V_{REF}=5$   $V\pm0.5$   $V, f_{CKI}=1$  MHz

			Limits			Test		
Parameter	Symbol	Min.	Typ.	Typ. Max.		Conditions		
Output Delay Time	tRD			250	ns.	RD ↓ → DB (parallel mode)		
output Dotay Time	toko			250	ns	SCKI I, SCKO I SO (serial mode)		
Output Floating Delay Time	†DF			150	пв	RD t → DB floating (parallel mode)		
Output Fronting Doisy Time	1FCS0			150	ns	CS ↑ → SO floating (serial mode 1)		
Serial Clock Output Delay Time	tsks	40		200	ns	SCKO 1 → SOEN ↓ (serial mode 2)		
Serial Output Enable Delay Time	tHKS	0		200	ns	SCKO ↓ → SOEN ↑ (serial mode 2)		
Serial Clock Output Cycle	tCYK		1/f <sub>clk</sub>		ns	(Serial mode 2)		
High Level Serial Clock Pulse Width	twhk	400			ns	(Serial mode 2)		
Low Level Serial Clock Pulse Width	†WLK	400			ns	(Serial mode 2)		
Serial Clock Rise Time	†RSC		20		ns	(Serial mode 2)		
Serial Clock Fall Time	tesc		20		ns	(Serial mode 2)		



#### **DC Characteristics**

 $T_{A}=-40\,^{\circ}\text{C}$  to +85  $^{\circ}\text{C},\,V_{REF}=5~\text{V}\pm0.5~\text{V},\,f_{clk}=1~\text{MHz}$ 

			Limits			Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
High Level Output Voltage	VOH	3.5			V	I <sub>O</sub> = -1.6 mA
Low Level Output Voltage	VOL			0.4	٧	I <sub>O</sub> = 1.6 mA
Digital Input Leakage Current	lik	-10		10	μA	V <sub>IN</sub> — GNO
High-Z Output Leakage Current	IOLK	-10		10	μA	V <sub>0</sub> = GND
Analog Input Resistance	RiN		1000		MΩ	V <sub>IN</sub> = GND
Equivalent Analog Input Resistance	RIN		10		kΩ	Analog input impedance is equivalent to that of the series circuit
Equivalent Analog Imput Incolorance	CIN		100		pF	of R <sub>I</sub> and C <sub>I</sub>
Reference Input Resistance	RREF	5	7	50	kΩ	
Power Dissipation	Po		5	15	mW	

# Recommended Operating Conditions $T_A = -20\,^{\circ}\text{C}$ to $+80\,^{\circ}\text{C}$

		***************************************	Limits		_	Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	<b>V</b> +	4.5	5.0	5.5	V	
Reference Voltage	VREF	4.0		VDD	٧	
Analog Input Voltage	VIN	0.0		VREF	٧	A 14-36-307 A
High Level Input Voltage	VIH	2.4			V	
Low Level Input Voltage	VIL			0.8	٧	
Clock Frequency	fcik	0.4		8.8	MHz	The state of the s
Internal Clock Frequency	f <sub>clki</sub>	0.4	1.0	1.1	MHz	$ extstyle f_{ extstyle clk} =  extstyle f_{ extstyle clk}  imes  extstyle Divide Ratio$
Parallel Mode (MC = High)	,					
Address Setup Time	<sup>1</sup> AW	50			ns	CS I, AO → WR I
mearous somp rime	tar	50			ns	CS I, AO RD I
Address Hold Time	twa	50			ns	WR 1 → CS 1 AO
Address note time	tra	50			ns.	RD 1 CS 1, AO
WR Pulse Width	łww	400			пs	
RD Pulse Width	†RR	400			ns	
Data Setup Time	10W	300			ns	DB WR t
Data Hold Time	two	100			ns	WR 1 DB
Serial Mode 1 (MC = Low, A	0 = Low; Exteri	nal Serial	Clock)			
EOC Hold Time	THECS	0			μ\$	<u>FOC</u> ↓ → <u>CS</u> ↓
CS Setup Time	1SCSK	7 1			μs	CS + - SCKI +
Serial Input Setup Time	†SIK	150			пѕ	SI SCKI 1
Serial Input Hold Time	thki	100			ns	SCKI 1 → SI
Low Level Serial Clock Pulse Width	tWLK	400			ns	
High Level Serial Clock Pulse Width	twhk	400			ns	
Strobe Pulse Width	†WLST	200	We constitute on		AS	
Strobe Hold Time	tHKST	200			ns	SCK 1 STB 1
Chip Select Hold Time	¹HKCS	100		-	ns	SCK 1 → CS 1




#### **Addressing the Inputs**

One of eight analog inputs can be selected with the  $\mu$ PD7004 in the "write" mode and A0 at pin 20 set "low." The "write" mode is selected by setting the Chip Select ( $\overline{\text{CS}}$ ) at pin 22, and Write ( $\overline{\text{WR}}$ ) at pin 19, "low" or 0. The multiplex channel select is accomplished by presenting a 3-bit binary code to DB0 to DB2 at pins 14, 13, and 12 where 000 = channel 0 and 111 = channel 7.

Referring to figure 1, the sequence is:

- ☐ Chip Select (CS) and A0 set "low."
- ☐ Write (WR) set "low." (Read (RD) is left "high.")
- ☐ Analog input channel selected by presenting a 3-bit binary code on pins 14, 13, 12 (D0 to D2).
- The address is latched and the desired input channel is now selected.

Figure 1. Write Mode Timing Diagram



#### **Initializing the Converter**

The  $\mu$ PD7004 gives the designer a choice of the type of data output format, either a 2's complement or binary, and the speed of operation by providing a programmable frequency divider. These options may be selected by the controlling system at any time by the "initialize" mode.

The "initialize mode" is set with  $\overline{CS}$  and  $\overline{WR}$  both "low."  $\overline{RD}$  and A0 are set "high." Code select is accomplished by presenting either a "high" for 2's complement or "low" for binary output at DB2 (pin 12). The divide ratio of 1/1 to 1/8 is set by presenting a 2-bit code to DB0 (pin 14) and DB1 (pin 13).

Ratio	DB0	DB1
1/1	L.	L
1/2	Н	L
1/4	L	н
1/8	Н	н


#### **Data Output**

Data can be read in 2 bytes from the data output at pins 7 through 14 (DB7 to DB0). To read the high byte,  $\overline{CS}$  and  $\overline{RD}$  are both "low." To read the low byte, A0 is set Low and data bit 9 and 10 are present at DB7 and DB6 respectively. During the low data byte read DB0 through DB5 are "low."

Referring to figure 2, the sequence is:

- ☐ Chip Select (CS) "low" and A0 (pin 20) "high"
- ☐ Read (RD) set "low" and Write (WR) set "high"
- ☐ Output high byte (MSB to 8th bit) ☐ A0 set "low"
- ☐ Output low byte (9th bit and LSB)

Figure 2. Data Output Timing Diagram



# **The Conversion Sequence**

The  $\mu$ PD7004C uses the Successive Approximation Register (SAR) technique to convert analog voltage levels to 10-bit digital code in either 2's complement or binary format. Regardless of the type of data output (either serial or parallel), the conversion process is the same.

Once the clock frequency and the output data format have been set, and the analog input selected, the conversion process begins with the analog level compared to the existing level from an internal 10-bit digital to analog converter. The D/A output level is proportional to the existing code output from the Successive Approximation Register which is proportional to the input level from the comparator.



Data Bus I/O Operation (Parallel Mode MC = H)

Pia	Symbol					Function			
22	CS	Н	L		L	L	L	L	L
19	WR	X	H		L	L	H	R	L
21	RD	·X	H		H	H	L	L	L
20	AO	x	X		H	L	И	L	X
_	Operation		No Ope	ration	Initializa	MPX address setting	High byte read	Low byte read	Inhibit
7	087		_		DB2 = CODE	DB2,1,0 = Analog	087 ~ DBO	087, DB6	
:	:	:	:		H = 2's comp L = binary	CH select 0, 0, 0 ~ 1, 1, 1	= MSB ~ 8th	=9th, L88 D85 ~ D80	
:	:	:	:		DB1, DB0 🗕 divide			= LOW level	
:	:	:	:		ratio 0, 0 ~ 1, 1				
14	D80		_		= 1/1 ~ 1/8				

#### Serial I/O Operation (Serial Mode 1, 2, MC = L)


			Serial Mode 1 (External SCK, AO = L)	Serial Mode 2 (Signal Processor Mode, A0 = H)			
Pin	Symbol	Direction	Function	Direction	Function		
7	80	0	Serial output (three state). Data are output at the falling edge of SCKI or SCKO.				
8	SI	1	Serial Input. Data read at the rising edge of SCKI or SCKO.	1	Tie to V+		
9	SC	1	Shift select (H/L — LSB/MSB first)	,			
10	SCKO		Tie to GND	0	Serial clock output (= internal clock)		
11	SOEN		Tie to GND	0	Serial output enable (active low)		
12	CODE	1	Code select (H = 2's complement, L = binary)				
13	DIV1	1	Frequency		DIV1, 0 = 0, 0 1,1		
14	DIVO	1	Divide ratio setting		= 1/1 1/ 8		
19	STB	ı	Address strobe input MPX addresses are latched at the rising edge of STB input.	ı	Tie to GND		
21	SCKI	ı	SCKI controls the shift operation of 1/O interface shift register. Data are output at the falling edge, and input at the rising edge.	. —	Tie to V+		
22	Ĉ\$	l	Chip select signal input. Low level of CS resets the internal sequence, and I/O interface is enabled.	ı	Internal sequence reset signal input. Sequence controller are reset at the low leve of CS, and A/D conversion starts at the rising edge of CS.		

Notes: 1. In serial mode 1. I/O pins listed below are strobed by  $\overline{CS}$  signal. Therefore, when  $\overline{CS}$  = HIGH, input signals are ignored and output pins are left at high impedance state. Input terminal; SI,  $\overline{STB}$ ,  $\overline{SCKI}$  Output terminal; SO


2. In serial mode 2 (signal processor interface mode). By initialization, analog input MPX of CH7 is automatically selected.



# Parallel Operation




# Serial Operation






# **Timing Waveforms**

# Serial Mode 1




# Serial Mode 2





# Timing Waveforms (Cont.)

# Parallel Mode Timing Chart (MC = H)





# APPLICATION NOTES µPD7003 µPD7004

#### **Table of Contents**

µPD7003

Interfacing the Flash-Converter µPD7003 to Microcomputers

	Page
1 Outline	10.108
2 Design and Function of the A/D-Converter μPD7003	10.108
3 A/D-Conversion and Interface Errors	10.109
4 Interfacing the µPD7003 to Microprocessor-Systems	
4.2 An Interface using the M1 Signal	10.113
4.3 An Example of DMA-Interfacing	10.114
T.O PHI Exchipto of Sint Montesing	
Table of Contents	
ц <b>Р</b> D7004	
μ <del>νο</del> /004	
Interfacing the A/D-Converter µPD7004 to Microcomputers	
	Page
1 Outline	10 118
1 Outline	
3 An Example of Parallel Mode Interfacing to the µPD780	
4 Interfacing in Serial Mode 1	10.123
4.1 An Example of Interfacing with the 8 Bit Microcomputer µPD7801	10.123
4.2 An Example of Interfacing with the 4 Bit Microcomputer μPD7519	10.126
5 Interface in Serial Mode 2	10.129

μ**PD7003** 



#### 1. Outline

The μPD7003 is the high-speed 8-bit A/D converter which contains a resistor network and 256 voltage comparators. The 8-bit digital output is a 3-state parallel output, which allows the μPD7003 to interface easily with microprocessors.

The μPD7003 employs pipe-line processing thereby performing A/D conversion at high speed and outputs the converted data per clock cycle.

However, in the case of the clock (CLK) signal for A/D conversion and the microprocessor's read signal for data output running independently, read errors may occur when changing points of data conversion fall on the read signals.

This technical document provides the following as an example of the interface which controls the µPD7003 efficiently, without changing the microprocessor's system flow (i.e., without deteriorating the throughput):

- (1) Interface using the WAIT signal
- (2) Interface using the μPD780's/μPD70008's M1 signal
- (3) DMA interface for high-speed data aquisition

For the µPD7003's specification and characteristics, refer to the data sheet.

#### 2. Design and Function of the A/D-Converter µPD7003

The  $\mu$ PD7003's digital interface circuit is structured as that it can be directly connected to the microprocessor's 8-bit bus.

Figure 1 presents the block diagram.

#### **Block Diagram**




Fig. 1 Block diagram

This digital interface utilies the data bus (DB0...DB7),  $\overline{CS}$  and  $\overline{OE}$  signals and serves as an interface similar to the microprocessors's peripheral I/O device.

Table 1 shows the function of each pin.



#### Pin Description

Symbol	Pin Name	Pin. No.	Function				
DB0 DB7	Databus	1, 2, 4 8, 24	The result of the A/D conversion is output to the databus lines with TTL level. The lines stay in a high impedance state at stand-by mode.				
OVER	Overrange	9	Output at the rise time of the CLK signal when the analog input exceeds the range of the voltage range.				
ŌĒ	Output enable	18	Output enable signal. Connect with the RD signal of the microcomputer.				
DACK	DMA Acknowledge	17	Input for the DMA signal when using a DMA controller like the $\mu PD8257$ . If not using the DMA, connect to $V_{DD}$ .				
CS	Chip Select	16	Turn to a low-level for a data read.				
CLK	Clock	15	Controls the timing of the internal circuit. The analog iput is just converted before the rising edge of this signal.				
(TEST)	Test	14	Used for testing the µPD7003. Connect to VDD when desired to use.				
MODE	Mode Switch	13	Turns to a serial operation mode on high-level and continiously output at low-level according to the CLK signal.				
VDD	Power Supply	10, 12	Power supply pin. Apply +5V.				
VREF	Reference Voltage	11	Reference voltage input pin. The input impedance is $>12.5~\text{K}\Omega$ .				
GND	Analog Ground	19,22	Analog ground pin.				
VSS	Digital Ground	23	Digital ground pin.				
VREFN	Reference Ground	21	Reference ground pin. Sets the lower level of the A/D conversion range. Normally used at the ground level.				
VIN	Analog Input	20	Analog input pin.				

Table 1: Pin functions

#### 3. A/D CONVERSION AND INTERFACE ERRORS

The  $\mu$ PD7003 employs pipeline processing for high-speed performance and aquires one converted data per clock cycle. Then it is a prerequisite to apply a clock preceding the conversion properly at a certain point in the  $\mu$ PD7003 internal sequence. Therefore, entering a clock more than two cycles in succession is required for the  $\mu$ PD7003 to implement the A/D conversion.

The A/D conversion is always executed upon the  $\overline{\text{CLK}}$  signal input. When the  $\overline{\text{CLK}}$  signal and the microprocessor's performance are implemented independently as shown in Figure 2. That is, because there is a possibility for the microprocessor to read incorrect data when the update timing (the fall time of the  $\overline{\text{CLK}}$  Signal) falls on the rise time of the microprocessor's read signal.






Fig. 2 Read timing

# 4. INTERFACING THE µPD7003 TO MICROPROCESSOR-SYSTEM

Shown below are the examples of the interface, which effectively eliminates such read errors of the microprocessor as mentioned above.

# 4.1 An Interface Using the WAIT Signal

Figure 3 presents an example of an effective interface circuit, using the  $\overline{WAIT}$  signal of the  $\mu PD780$  or  $\mu PD70008$ .






Fig. 3 Interface circuit using WAIT signal



In the circuit shown above, the PD780's I/O read cycle is being executed while the clock signal  $(\overline{CLK})$ , entered to the  $\mu$ PD7003, is in a high level. It applies the  $\overline{WAIT}$  signal to the  $\mu$ PD780, thereby turning the  $\overline{CLK}$  signal to fall, and allowing the  $\mu$ PD780 to read data. Figure 4 indicates the timing.

The  $\overline{\text{CLK}}$  signal shown in Figure 3 is delayed two cycles by sampling it with the system clock.

Using this circuit generates a variation up to  $2\,\mu s$  in the I/O read cycle execution time depending on the level (high or low) at which the cycle is implemented. Nevertheless, the circuit is very favorable, having no restrictions to the  $\mu PD780$ 's software, and thus causes no troubles in programming.




Fig. 4 Read timing (WAIT)



# 4.2 An Interface Using the M1 Signal

The interface described below is as effective as the one shown in chapter 4.1. It enters the CLK signal to the  $\mu$ PD7003, from the M1-signal which is output from the  $\mu$ PD780/70008. An example of this circuit is given in Figure 5.




Fig. 5 Interface circuit using M1 signal



In this example, the  $\overline{\text{M1}}$  signal which is output at the first cycle (OP-Code Fetch Cycle) of each instruction of the  $\mu$ PD780 is used, after dividing into two, as the  $\overline{\text{CLK}}$  signal for the  $\mu$ PD7003. The timing for the A/D converted data read (during the I/O Read cycle) avoids falling on the changing point of the  $\overline{\text{CLK}}$  signal (during the OP fetch cycle), since they operate in different cycle-periods as shown in Figure 6.

In addition, the division of the  $\overline{\text{M1}}$  signal being implemented at the rise time of itself, provides a surplus in the rise time of the  $\overline{\text{OE}}$  signal to the changing point of the  $\overline{\text{CLK}}$  signal. The timing is shown in Figure 6.




Fig. 6 Timing for IN instruction execution

This circuit, however, cannot satisfy the requirement for the  $\mu$ PD7003's clock if the microprocessor's instruction cycle is less than 2  $\mu$ s. This is because one instruction cycle of the  $\mu$ PD780 is equivalent to half the conversion cycle of the  $\mu$ PD7003.

Note, also, that the  $\mu$ PD7003 achieves conversion in pipe-line processing, and more than two cycles of the  $\overline{\text{CLK}}$  signal are required to aquire one A/D converted data. Therefore, each of the three instructions preceding the IN instruction (by which the  $\mu$ PD780 reads the converted data) need to use more than 2  $\mu$ s for its execution.

To avoid such complicated handling of the instruction selection, one more frequency divider 74LS74 (shown in Figure 5) may be added, thereby making the division ratio 1/4.

# 4.3 An Example of DMA Interfacing

An Example of the interface which handles high-speed data aquisition using DMA transfer, is presented in Figure 7.






Fig. 7 DMA interface block diagram




In the example above, the data converted by the  $\mu$ PD7003 is directly transfered to memory by use of the DMA controller  $\mu$ PD8257. The memory write signal (MEMW) which is output at the a clock to designate the  $\mu$ PD8257, is used in a extended write mode as a clock to designate the  $\mu$ PD7003's conversion cycle. By employing the extended write mode, the MEMW signal becomes halfdutied and is output from the  $\mu$ PD8257 at the DMA block transfer time. In addition, the MEMW signal runs synchronously with the  $\overline{OE}$  signal ( $\mu$ PD8257's I/OR signal output) thereby eliminating such read errors mentioned before.

The DMA start is commenced by externally entering the DMA request signal to the µPD8257. Then the CPU turns to a hold state and the DMA transfer first brings invalid data. Valid data is offered from the second transfer like shown in figure 8 timing chart.

In the example mentioned below, the µPD8257's MEMW signal, of which maximum frequency is 250 kHz, is used as a clock for the µPD7003. This means that the maximum CLOCK signal input from the µPD8257 is 1 MHz.

The system with the DMA controller is convenient for analyzing analog information since it performs sampling in a periodic cycle, while each system explained in 4.1 and 4.2 achieves sampling upon each instruction execution by the microprocessor.



\*: Extended write mode Ax: Invalid Data

Fig. 8 DMA transfer timing

μ**PD7004** 



#### 1. OUTLINE

μPD7004 is a single chip, 10-bit A/D converter which contains an 8-channel analog-input multiplexer and a microcomputer interface circuit.

The support two kinds of serials modes and a 8-bit parallel mode, which enables the μPD7004 to be easily connected to many kinds of microcomputers like Single-Chip-Microcomputers (μCOM75, μCOM84, μCOM87), Multi Chip-Microcomputers (μPD780, μPD8085, μPD70008, etc.) or Signal Processors (μPD7720).

The following interface examples are given in the rest of this note:

- (1) Interfacing with an 8-bit Microprocessor
- (2) Serial interface with a single-chip microcomputer
- (3) Interfacing with signal processor µPD7720

For the µPD7004 specifications and characteristics, please refer to the data sheet.

#### 2. DESIGN AND FUNCTION OF THE A/D CONVERTER µPD7004

Figure 1 shows the µPD7004 block diagram. The function of each terminal is described in Table 1.




Fig. 1 µPD7004 Block Diagram



PIN NO.	SYMBOL	PARALLEL MODE	SERIAL MODE					
FIN NO.	STWIBOL	FUNCTION	FUNCTION					
1	CH4	Analog Input CH4						
2	CH5	Analog Input CH5						
3	CH6	Analog Input CH6						
4	CH7	Analog Input CH7						
5	Vref+	Positive Reference Voltage Input						
6	GND	Ground Digital						
7	DB7/SO	Data Bus (MSB)	Serial Output					
8	DB6/SI	Data Bus (2nd)	Serial Input					
9	DB5/SHIFT	Data Bus (3rd)	First Bit Select (LSB/MSB)					
10	DB4/SCK0	Data Bus (4th)	Serial Clock Output					
11	DB3/SEON	Data Bus (5th)	Serial Output Enable					
12	DB2/CODE	Data Bus (6th)	Code Select					
13	DB1/DEV1	Data Bus (7th)	Freq. Divide Ratio Set					
14	DB0/DEV0	Data Bus (LSB)	Freq. Divide Ratio Set					
15	VDD	Power Supply Digital						
16	EOC	End of Conversion (Active Low)						
17	CLOCK	Clock Input (fCLK)						
18	МС	MODE Select (H = Parallel, L = Serial)						
19	WR/STB	Write	Address Write Strobe					
20	AO	Control Address	Internal/External Shift Clock					
21	RD/SCKI	Read	Serial Clock Input					
22	CS	Chip Select						
23	VDD	Power Supply Analog						
24	GND	Ground Analog						
25	CH0	Analog Input CH0						
26	CH1	Analog Input CH1						
27	CH2	Analog Input CH2						
28	СНЗ	Analog Input CH3						

**Table 1 Terminal Functions** 

The microcomputer interface circuit is able to operate in different modes, depending on the value on the mode selection terminal and the A0 pin as shown in table 1. The serial mode supports two modes:

Serial mode 1 is used for the microprocessor serial interface, and serial mode 2 for the signal processor (µPD7720). The selection of mode 1 or 2 is performed through the address input pin A0. Table 2 described the performance of the multifunction terminal.



SYMBOL	PIN NO.	SERIAL MODE 1 (EXTERNAL SERIAL CLOCK, A <sub>0</sub> = L)					SERIAL MODE 2 (SIGNAL PROCESSOR MODE, A <sub>0</sub> = H)					
STMBOL		1/0	PERFORMA	NCE			1/0		P	ERFORMANCE		
SO	7	Output	Serial Output (3-state) To be output synchronously during the fall time of the SCKI or SCKO signal.									
SI	8	Input	Serial Input To be read synchronously during the rise time of the SCKI signal.			Inpu	ıt	To	b be connected to VDD			
SHIFT	9	Input	Shift Select	Shift Select (H: LSB first; L: MSB first)								
SCKO	10	-	To be connected to ground potential				Outp	out	s	erial Clock Output (= Internal Clock)		
SOEN	11	- 5	To be connected to ground potential				Outp	out	S	erial-Out Enable (= Active Low)		
CODE	12	Input	Code Select (H = 2's complement, L = Binary)									
DEV <sub>1</sub>	13	Input	Division	DEV <sub>1</sub>	Γ	L	н	Тн				
DEV <sub>0</sub>	14	Input	Ratio Set	DEV <sub>0</sub>	<del>                                     </del>	Н	L	Н				
				Division Ratio	1/1	1/2	1/4	1/8	8			
STB	19	Input	Address Strobe Signal Reads address data to the address latch during the rise time.				Input		To be connected to ground potential			
SCKI	21	Input	Control signal for the Interface Shift Register. To be output during the fall time and input during the rise time.				-		To	To be connected to VDD		
<u>cs</u>	22	Input	Chip Select Signal Resets the internal sequence. Serves as an interface at the low-level, thereby allowing data input/output.			Inpu	it	Re Re lo	ternal Sequence eset Signal esets the sequence controller at the w-level, starts the A/D conversion at e rise time.			

Notes: 1. In Serial mode 1, the following signals are strobed by the  $\overline{CS}$  signal. Therefore, the output signals are ignored and the output pins becomes high impedance when  $\overline{CS} = HIGH$ .

Input pin: SI, STB, SCKI Output pin: SO:

2. In serial mode 2, the internal sequence reset signal  $\overline{CS}$  specifies CH7.


**Table 2 Multi-Function Terminal Performance** 

# 3. AN EXAMPLE OF PARALLEL MODE INTERFACING TO THE µPD780

Figure 2 shows an example of connecting the  $\mu$ PD7004 to a  $\mu$ PD780/ $\mu$ PD70008 microprocessor system. As shown in this diagramm, in the parallel mode the device is connected like a LSI microcomputer peripheral.

In this example, the  $\mu$ PD780 is employed as a CPU. It is also possible to have other 8-bit CPUs such as the  $\mu$ PD8085A connected in the same logic design, with some timing management by the wait cycle.





<sup>\*1</sup> Can be used for interruption request signals to the CPU.

Fig. 2 Diagram of a system using μPD780 and μPD7004 in parallel mode

The performance of  $\mu$ PD7004 in this mode is controlled by the CPU. The basic sequence is shown in Figure 3 and the CPU flow chart in Figure 4.

<sup>\*2</sup> Can apply a clock to the CPU.




Fig. 3 Example of parallel mode sequence

At initialization, the division ratio of the externally entered clock signal and the conversion code are specified. There is a choice of four division ratios: 1/1, 1/2, 1/4 and 1/8. It is also possible to apply the µPD780 system clock.

The A/D conversion starts by writing the analog multiplexer address. This requires  $96-104~\mu s$  when the clock is 1. MHz. The  $\mu PD7004$  sends an End-of-Conversion-Signal (EOC) when the device has executed the conversion. This signal is normally used as an interrupt request signal to start the read procedure.

The converted data is read through the 8-bit bus; the high-order 8 bits of the data are read as a high byte and the last two bits as a low byte. This converted data is latched internally in the  $\mu$ PD7004 and can be read whenever required.






Fig. 4 Parallel Mode Flow Chart

#### 4. INTERFACING IN SERIAL MODE 1

Compared to the parallel mode, the serial mode has the advantage when used in connection with single-chip micro-computers since fewer signal lines are required.

In the serial mode, it is not necessary to set the division ratio or to select the conversation data because this is done by the fixed connection between the specific termininals. Performance in serial mode is described below. The performance of the  $\mu$ PD7004 is controlled by the  $\overline{\text{CS}}$  signal. When the CS signal is in the active state ( $\overline{\text{CS}}$  = "0"), serial

data transfer can be achieved. The A/D conversion starts when the  $\overline{\text{CS}}$  signal starts to rise. The A/D conversion takes 96 – 104  $\mu \text{s}$  when the clock is 1 MHz, the same as in the parallel mode.


When the A/D conversion has been completed, the EOC signal changes to the low level to notify the end of the conversion. Then the CPU, after confirming this signal, performs serial data transfer to read the converted data and to set the analog multiplexer's address.

The following examples show the connection of the  $\mu$ PD7004 in the serial mode 1 and the 8-bit single-chip microcomputer  $\mu$ PD7801 and also a connection to the 4-bit single-chip microcomputer  $\mu$ PD7519.

# 4.1 An Example of Interfacing with the 8 Bit Microcomputer $\mu$ PD7801

Figure 5 shows an example of the interface with the μPD7801.





Transfer Serial Mode 1 MSB First


2's Complement Code Division Ratio 1/2

Fig. 5 µPD7004/µPD7801 connection

The  $\mu$ PD7801 contains a serial interface circuit and handles 8-bit data transfer. Therefore, the  $\mu$ PD7801 performs 8-bit data transfer twice to handle the  $\mu$ PD7004C's 10-bit serial data transfer. The timing of the data transfer is showing in Figure 6.

The  $\mu$ PD7004's 10-bit shift resister is a two-way shift resister, and outputs the data entered through the SI terminal directly from the SO terminal when a serial clock of over 11 bits is entered. That is, the SO terminal of the  $\mu$ PD7004 continuously outputs 10-bit converted data and data entered through the SI terminal (D15...D0 in Figure 6) when the 8-bit transfers are performed twice.





<sup>\*1</sup> The data entered through the SI terminal is output.

#### Channel selector data

D2	L	L	L	L	Н	Н	Н	Н
D1	L	Ļ	Η,	Н	L	L	Н	Н
D0	L	Н	L	Н	L	н	L	Н
Channel	СНО	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7

Fig. 6 Timing in serial mode 1 (connection with µPD7801)

In this example, reading the conversion data and selecting the analog multiplexer channel are performed at the same time. Note, however, that the data aquired through the first serial transfer after the power supply is turned on is invalid.

An example of the program is given below.

<sup>\*2</sup> Channel selector data is latched during the rise time of the CS signal when the STB signal is fixed at the low level.



#### Example 1:

Channel Selector Data Set

CHAN: ORI PA, 1; Make CS of the µPD7004C HIGH.

LXI H, ADCH ; Set the storage address for channel selector data.

LDAX H+
MOV S, A ; Channel Selector Data

ANI PA, OFEH ; Make CS of the µPD7004C LOW.

SIO ; Transfer Start

JR S-2

ORI PA, 01; Make CS of the µPD7004C HIGH.

Converted Data read/Channel Data Set

ADCNV: LXI D, ADCR ; Data Pointer Set CKEOC: OFFI PB, 01H ; EOC = 0?

CKEOC: OFFI PB, 01H
JR CKEOC

MVI A, 0

MOV S, A ; Set first serial output data to 0 ANI PA, OFEH ; Make CS of the μPD7004C LOW.

SIO ; First Transfer Start

SKIT FS

JR S-2 MOV A, S

; Fetch the 8 high-order bits (MSB-8th) of the converted data.

STAX D+ Store the converted data.

LDAX H+ Load the next channel selector data.

MOV S, A

SIO ; Second Transfer Start

SKIT FS JR S-2

STAX

ORI PA, 01H ; Make CS of the µPD7004C HIGH.

MOV A, S ; Fetch the 2 low-order bits (9th, LSB, 0 . . . 0) of the converted data.

D+ ; Store the converted data.

# 4.2 An Example of Interfacing with the 4-Bit-Microcomputer µPD7519/7519H

Figure 7 shows an example of the interface with the  $\mu$ PD7519. The serial operation of the  $\mu$ PD7519 is performed in the system block mode in this example. The shift terminal of the  $\mu$ PD7004 changes to LOW since the  $\mu$ PD7500 series performs the MSB-first shift operation.






Fig. 7 µPD7004/µPD7519 Connection

The serial transfer function of the  $\mu$ PD7500 series performs 8-bit transfers like the  $\mu$ PD7801 as shown in 4.1 and is also required to perform serial transfers twice to fetch data. The analog channel selection and the conversion data read are described with an example in the following subsection.

# (1) Analog channel selection

The analog channel selection is achieved with an 8-bit serial transfer as shown in Figure 8; the last three bits (LSB – 6th) of the serial input data serve as channel selector data. That is, the channel selector data for conversion is set in the µPD7519's shift register before the SIO instruction is executed.






Fig. 8 Timing of channel selector data transfer

The program for the channel selection is shown in Example 2.

Example 2: Program for channel selection

CHAN: LHLI ADCH ; ADCH stores channel data for the next reference

TAMSIO SIO

IDRS ADCH ; Channel no. increment

NOP

# (2) Conversion data input

Fetching the converted data requires a special operation because it is 10-bit data. The timing chart for this is given in Figure 9. An example of the program is shown in Example 3.




Fig. 9 Timing chart for conversion data input



Example 3: Program for conversion data input ADCONV: LHL1 CDATA : Data Pointer

EOC:

LHL1 CDATA ; Data Pointer Set IP1 ; EOC Check

CMA SKABT 0

JCP EOC

ANP 3,1110B ; CS+L SIO : Serial

SIO ; Serial Transfer Start
SIO ; Serial Transfer Restart
TSIOAM ; Serial Data Fetch (1st)
LAM HL ; Data Adjustment


RC RAR RC

RAR

XAM HL ; Data Store DLS

TSIOAM ; Serial Data Fetch (2nd)

ILS ST : Data Store



In the example above, fetching the 10-bit data is done by performing the SIO instruction twice in succession. The first SIO instruction issues two serial clock pulses and the second SIO instruction eight pulses. Thus, the contents of the  $\mu$ PD7519's shift register, consisting of 8-bit, are to be read internally in the midth of the  $\mu$ PD7004's 10-bit serial transfer.

In the program shown above, the first TSIOAM instruction following the second SIO instruction reads the four high-order bits (MSB – 4th) of the converted data and the second TSIOAM instruction reads eight bits (3rd – LSB). The second reading of the two bits (the 3rd and 4th) in the execution of the two TSIOAM instructions is adjusted by the shift right instruction.

# 5. INTERFACE IN SERIAL MODE 2

In serial mode 2 direct connection can be made to the digital signal processor (µPD7720) and A/D converter. Unlike the above mentioned parallel mode and serial mode 1, it is performed in a periodic cycle.

Signals in the interface, unlike with serial mode 1, are controlled by the  $\mu$ PD7004. Figure 10 shows an example of connecting the  $\mu$ PD7004 to the  $\mu$ PD7720.






Fig. 10 μPD7004/μPD7720 connection



As shown in Figure 10, it is possible to interface with only three signal lines in serial mode 2. A/D conversion is performed every 104 µs (when clock = 1MHz). The converted data is output synchronously with the SOEN signal.

The μPD7720's serial interface performs 16-bit data transfer, while the converted data consists of 10 bits. Therefore, 6 bits of high dat automatically follow the 10 bits of converted data.

Figure 11 shows the timing chart for this example.




Fig. 11 Timing chart

In the example above, an external sample/hold circuit is used and the whole operation is performed as a kind of pipe-line processing. The  $\overline{SOEN}$  signal supplies valid data three cycles after the reset cancellation, and then supplies converted data every 104  $\mu s$  after this.





# Description

The  $\mu$ PC398 is a monolithic sample and hold circuit which combines J-FET and bipolar circuitry on the same substrate to provide a high input impedance input buffer and a high speed output buffer. Operating as a unity gain input buffer circuit, DC accuracy is typically 0.004% and acquisition time is as low as 6  $\mu$ s with a maximum gain error of 0.01 %. This device is ideal for data acquisition circuits requiring high speed and high input impedance.


#### **Features**

- ☐ Fast acquisition time
- ☐ Gain accuracy: 0.004%
- ☐ Input offset voltage: 2 mV
- ☐ Direct interface to TTL/CMOS
- ☐ LF398 direct replacement

# **Ordering Information**

Part Number	Package	Temperature Range
μ <b>PC398</b> C	Plastic DIP	-20°C to +70°C

# **Pin Configuration**



# **Absolute Maximum Ratings**


TA = 25°C

n	
Voltage Between V+ and V-	36 V
Input Voltage Range (Note 1)	±15 V
Logic to Logic Reference Differential Voltage	-0.3 to +7.0 V
Output Short Circuit Duration	Indefinite
Hold Capacitor Short Circuit Duration	10 s
Power Dissipation	350 mW
Operating Temperature Range	−20 to +70°C
Storage Temperature Range	-55 to +150°C

Note: 1. For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

# **Equivalent Circuit**






# **Recommended Operating Conditions**


 $T_A = 25^{\circ}C, V^{\pm} = \pm 15 V$ 

		Limits				Test	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Power Supply Voltage	٧±	±5	±15	±16.5	V		
Analog Input Voltage	VIN	-11.5		+11.5	V		
Sample Mode Logic Input Voltage	V <sub>SH</sub>	2.7		5.25	V	V <sub>REF</sub> = 0	
Hold Mode Logic Input Voltage	V <sub>SH</sub>	-15		0.5	٧	VREF = 0	
Logic Input Voltage Slew Rate	SR	0.2			<b>V</b> /μ <b>s</b>		
Hold Capacitor	CH	0.001	Completed William Special	0.1	μF		

# **Typical Connection**



# **Guarding Technique (Bottom View)**



Electrical Characteristics  $T_A=25\,^{\circ}C,\,V\pm=\pm15\,V,\,-\,\,11.5\,V\leq V_{IN}\leq+\,11.5\,V,\,C_H=0.01\,\mu\text{F},\,R_L=10\,k\Omega$ 

			Limits			Test
Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input Offset Voltage	Vio			7.0	mV	
Input Bias Current	I <sub>b</sub>			50	nA	
Input Impedance	RiN		1018		Ω	
Gain Error				0.01	%	
Feedthrough Attenuation Ratio		80			dB	f = 1 kHz
Output Impedance	Z <sub>o</sub>			4.0	Ω	
Hold Step Voltage	VHS			2.5	mV	$v_0 = 0$
Leakage Current into Hold Capacitor	lolk			200	pA	$V^{\pm}=\pm 5$ V to $\pm 18$ V
Acquisition Time	taq		4		μ8	$\Delta V_0 = 10 \text{ V}, 0.1\% \text{ Error, C}_{H} = 1000 \text{ pF}$
The state of the s	t <sub>sq</sub>		20		μ8 ·	$\Delta V_0 = 10 \text{ V}, 0.1\% \text{ Error, } C_H = 0.01 \text{ pF}$
Hold Capacitor Charging Current	I <sub>CH</sub>		5		mA	V <sub>IN</sub> - V <sub>0</sub> = 2 V
Logic Input Current	IN			10	μA	
Logic Threshold	V <sub>TH</sub>	0.8		2.4	٧	
Supply Voltage Rejection Ratio	SVRR	80			d8	
Supply Current	Icc			±6.5	mA	V± = ±15 V to ±18 V

# **PACKAGING INFORMATION**

# **PACKAGING INFORMATION**




# **Packaging Information**


Packaging Information	10.13
Thermal Information	10.149
Taping Specifications	10.15
Surface Mounting Specifications	10.159



# 8-Pin Plastic DIP (300 mil)




#### 8-Pin Plastic DIP (300 mll) (µPC3423 only)






# 14-Pin Plastic DIP (300 mil)




#### 16-Pin Plastic DIP (300 mll)






#### 18-Pin Plastic DIP (300 mil)




# 20-Pin Plastic DIP (300 mil)






#### 22-Pin Plastic DIP (400 mil)




#### 24-Pin Plastic DIP (600 mil)






# 28-Pin Plastic DIP (600 mil)




#### 28-Pin Plastic Shrink DIP (400 mil)






#### 14-Pin Ceramic Package (300 mll)




# 16-Pin Cerdip Package (300 mil)






# 18-Pin Cerdip Package (300 mil)




# 20-Pin Ceramic DIP (µPD795D)






# 24-Pin DIP (μPD791D)




# 24-Pin DIP (μPD799D)






# 8-Pin Plastic Miniflat (225 mil)




# 14-Pin Miniflat IC (225 mil)






# 24-Pin Ceramic Flatpack B




#### 3-Pin SIP TO-220






#### 3-Pin SIP TO-92



# 9-Pin Plastic SIP







#### Thermal Information

The power dissipation capability of semiconductor devices is limited by the maximum allowable junction temperature, the ambient temperature, and the thermal resistance between the junction and the ambient environment.


The temperature difference between the junction and the ambient environment is determined by the following equation.

$$\begin{array}{ll} T_J - T_A = P_D \; \theta_{JA} \\ \text{where} & T_J = \text{junction temperature, } ^{\circ}\text{C} \\ T_A = \text{ambient temperature, } ^{\circ}\text{C} \\ P_D = \text{power dissipation, W} \\ \theta_{JA} = \text{thermal resistance, junction to ambient, } ^{\circ}\text{C/W} \end{array}$$

The maximum allowable junction temperature is 150 °C, however, the maximum junction temperature of plastic package IC's should be 125 °C because of the storage temperature range limitation.

The dissipation derating curves that follow assume the ambient environment is still air, and that no heat sink is used.


# 1. 8 Pin Metal Can Package and Cavity DIP Dissipation Derating Curve



$$\theta_{JA} = 200 \,^{\circ}\text{C/W}$$
 typ. T<sub>J</sub> max = 150  $^{\circ}\text{C}$ 

The maximum power dissipation value of 500 mW has been fixed considering the practical applications of operational amplifiers and comparators.

# 2. 14 Pin Through 20 Pin Cavity DIP




$$\theta_{JA} = 90$$
 °C/W typ. T<sub>J</sub> max = 150 °C

The maximum power dissipation value has been fixed considering the practical applications.

Operational Amplifiers and Comparators 900 mW D/A, A/D Converters 500 mW

#### 3. 8 Pin Plastic Molded DIP




(except for μPC4556C, μPC4557C, μPC4560C, μPC1555C)

$$\theta_{JA} = 200 \, ^{\circ}\text{C/W} \, \text{typ. T}_{J} \, \text{max} = 125 \, ^{\circ}\text{C}$$

The maximum power dissipation value of 250 mW has been fixed considering the practical applications of operational amplifiers and comparators.



# 4. 8 Pin Plastic Molded DIP




(For μPC4556C, μPC4557C, μPC4560C, μPC1555C)

$$\theta_{JA} = 140 \,^{\circ}\text{C/W}$$
 typ.  $T_{J} \, \text{max} = 125 \,^{\circ}\text{C}$ 

The maximum power dissipation value has been fixed considering the maximum junction temperature and the practical applications of those IC's.

700 mW 600 mW

# 5. 14 Pin Plastic Molded DIP



 $\theta_{\rm JA} = 140 \, ^{\circ} \text{C/W typ. T}_{\rm J} \, \text{max} = 125 \, ^{\circ} \text{C}$ 


The maximum power dissipation value of 570 mW has been fixed considering the practical applications of operational amplifiers and comparators.

#### 6. Miniflat Package

When the miniflat IC's are mounted on a hybrid IC, the heat radiation through the leads is increased. When resin coated, the heat radiation through the environment is further increased. As a result, the thermal resistance in the mounted state is much smaller than in element form alone.

It is suggested that the heat dissipation in actually mounted condition be fully investigated.


# 6A. 8 Pin Mini flat Package



$$\theta_{JA} = 220$$
 °C/W typ. T<sub>J</sub> max = 125 °C

The maximum power dissipation value of 440 mW has been fixed considering the maximum junction temperature and the practical applications of miniflat IC's.

#### 6B. 8 Pin Mini flat Package



$$\theta_{JA} = 180 \,^{\circ}\text{C/W}$$
 typ.  $T_J \text{ max} = 125 \,^{\circ}\text{C}$ 

The maximum power dissipation value of 550 mW has been fixed considering the maximum junction temperature and the practical applications of miniflat IC's.



#### **Taping Specifications**

Tape and reel shipping has been used for many years in Japan for shipping surface mount transistors and capacitors. Currently, 75% of surface mount transistors are shipped via this method. Tape and reel specifications, formally established by Japanese Standard RC-1009A for 12 mm tape, has now been expanded to include surface mount ICs.

Surface mount technology in the United States has recently come of age, and in May of 1985 the EIA developed Standard EIA481 for Embossed Tape and Reel Packaging. NEC has adjusted the current Japanese standard to comply with EIA481, and is now shipping surface mount devices to this specification.


Because of the need for electrostatic packaging, NEC chose to manufacture the tape using carbon/PVC material. This type of "filler mixed" plastic is difficult to emboss, thus the actual tape manufacturing is done by the Sumitomo Bakelite Corp in Japan.

The actual manufacturing process is shown in Figure 1. First, rolled sheet material is slittized and embossed. Next, the sprocket holes are punched, and aligned with the embossed pockets to a tolerance of  $\pm 50$  microns. Finally, the pocket holes are punched, and the tape is cut to length and put on the reel.

#### Specifications:

NEC's embossed tape is manufactured to EIA481 specifications with special attention paid to dimensional accuracy. See Table 1 and Figure 2. Table 2 and Figure 3 show Reel Dimensions. Figure 4 illustrates the Tape End Configurations. Figure 5 shows component placement in the tape pockets. Table 3 gives the device package-to-tape width specifications. Figures 6, 7 and 8 show the tape and reel specifications for the specialized case of 8, 14 and 16-pin miniflats.

Figure 1. Manufacturing Processes of Embossed Carrier Tape





#### Table 1. 8, 12, 16, 24 mm Embossed Tape

Tape Size	D	E	Po	t (Max.)	A <sub>0</sub> , B <sub>0</sub> , K <sub>0</sub>		
8, 12, 16, 24 mm	1.5 <sup>+0.10</sup> -0.0 -(.059 <sup>+004</sup> -0.01)	1.75 ± 0.10 (.069 ± .004)	4.0 ± .10 (.157 ± .004)	0.400 (.016)	See Note 1 Table 2		Constant Dimensions

Tape Size	B <sub>1</sub> Max.	D <sub>1</sub> Min.	F	K Max.	P <sub>2</sub>	R Min.	w	
8 mm	4.2 (.165)	1.0 (.039)	3.5 ± 0.05 (.138 ± .002)	2.4 (.094)	2.0 ± 0.05	25 (.984)	8.0 ± .30 (.315 ± .012	
12 mm	8.2 (.323)		5.5 ± 0.05 (.217 ± .002)	4.5 (.177)	(.079 ± .002)	30 (1.181)	12.0 ± .30 (.472 ± .012)	Variable Dimensions
15 mm	12.1 (.476)	1.5 (.059)	7.5 ± 0.10 (.295 ± .004)	6.5	2.0 ± 0.10)	40 (1.575)	18`± .30 (.630 ± .012)	-
24 mm	20.1 (.791)	•	11.5 ± 0.10 (.453 ± .004)	(.256)	(.079 ± .004)	50 (1.969)	24 ± .30 (.945 ± .012)	•

	P					
Tape Size	4.0 ± 0.10 (.157 ± .004)	8.0 ± 0.10 (.315 ± .004)	12.0 ± 0.10 (.472 ± .004)	16 ± 0.10 (.630 ± .004)	20 ± 0.10 (.787 ± .004)	24 ± 0.10 (.945 ± .004
8 mm	x					
12 mm	X	x				
16 mm	X	X	X			
24 mm			X	x	x	x

#### Notes:

- A<sub>0</sub> B<sub>0</sub> K<sub>0</sub> are determined by component size. The clearance between the component and the cavity must be within 0.05 (.002) min. to 0.50 (.002) max. for 8 mm tape, 0.05 (.002) min. to 0.65 (.002) max. for 16 mm tape and 0.05 (.002) min. to 1.00 (.039) max. for 24 mm tape and larger. The component cannot rotate more than 20° within the determined cavity, see below.
- 2. Tape and components shall pass around radius "R" without damage






Figure 2. Embossed Carrier Dimensions






Figure 3. Reel Dimensions




Table 2. Reel Dimensions

Tape Size	A Max.	B Min.	C ,	D Min.	N Min.	G	T Max.
8 mm	330 (12.992)	1.5 (.059)	13.0 ± 0.20 (.512 ± .008)	20.2 (.795)	50 (.1969)	$\begin{array}{l} 8.4 \begin{array}{l} +1.5 \\ -0.0 \end{array} \\ (.331 \begin{array}{l} +.008 \\ -0.0 \end{array}]$	14.4 (.567)
12 mm	330 (12.992)					12.4 <sup>+2.0</sup> -0.0 (.488 <sup>+.078</sup> )	18.4 (.724)
16 mm	380 (14.173)					16.4 <sup>+2.0</sup> -0.08 (.646 <sup>+.078</sup> )	22.4 (.882)
24 mm						24 <sup>+2.0</sup> -0.08 (.961 <sup>+.078</sup> ) -0.00)	30.4 (1.197)
32 mm	,					32.4 <sup>+2.0</sup> -0.0 (1.276 <sup>+.078</sup> )	
44 mm						44.4 <sup>+2.0</sup> -0.0 (1.748 <sup>+.078</sup> -0.00)	
55 mm	609 (23.976)	·			100 (3.937)	58.4 <sup>+2.0</sup> -0.0 (2.220 <sup>+.078</sup> )	

Metric dimensions will govern.
English measurements rounded and for reference only.



Figure 4. Tape End Configurations




Figure 5. SO-IC Devices







Table 3. SO-IC Devices

Component		Tape Size mm (W)	Part Pitch (P)
	8	12	8
SO-IC	14	16	8
225 mil MF	16	16	8
	14L	16	12
	16L	16	12
80-IC	20L	24	12
375 mil MF	24L	24	12
	28L	24	12
	18	24	12
	20	16	12
PCC	28	24	16
	44	32	24
•	52	32	24
PCC	68	44	32
	84	44	36
**	100	44	40
	124	56	48

Figure 6. Embossed Carrier Dimensions





Package	B <sub>0</sub>	W	F
8p SMF	5.4 ± 0.1	12.0 ± 0.3	5.5 ± 0.1
14, 16p SMF	10.45 ± 0.1	16.0 ± 0.3	7.5 ± 0.1

SMF: 225 mil Miniflat

	8p SMF	14, 16 SMF
w	12.4 <sup>+</sup> 2.0 - 0	16.4 <sup>+</sup> 2.0
T	18.4 Max	22.4 Max

SMF: 225 mil Miniflat

Figure 7. Reel Size







Figure 8. Cover Tape Peel Strength: 40  $\pm$  25 g











#### **Surface Mount Information**

#### Structure

The designation for industrial linear IC (ILIC) in the miniflat package is "G2." Figure 1 shows a cutaway view of the miniflat G2 package. The die (chip) is mounted to the center lead frame island, with bonding pads to the external leads.

The lead frame is made from 42 Alloy with silver (Ag) paste used for die attachment. The body is high-purity molded epoxy for high reliability.

Figure 2 shows the package cross section.

#### **Package Outline**

In 1981, the EIAJ (Electronic Industry Association of Japan) set the standards for Surface Mount ICs. They required that devices manufactured in Japan attain higher resistance to environmental factors (humidity, shock, and vibration) than existing Small Outline Integrated Circuit (SOIC) devices. The resulting package is known as the 225-Mil S.O. Specification.

Figure 3 illustrates the difference between the NEC miniflat (G2) and the S.O. type package.

The body or molded portion of the NEC miniflat is 4.4 mm wide compared to 4.0 mm for the S.O. package. The lead bend of the NEC miniflat adds an additional 0.1 mm, for a net difference of approximately 0.5 mm in overall footprint width (miniflat vs. SOIC). All other dimensions (such as lead pitch, length, and spacing) are the same.

The larger package size of the NEC miniflat allows a larger die to be mounted in 8- and 14-pin packages, (e.g. BIFET op amp), which increases the variety of circuits available in the G2 package. See Package Information Section for the outline dimensions of 8-pin and 14-pin G2 packages.

Figure 1. Internal Structure (8-Pin Type)





Figure 2. Cross Section of a Miniflat IC



Figure 3. Compatible Footprint Pattern for NEC Minifiat IC and SOIC



#### **Handling Techniques**

To work with the NEC miniflat IC without jeopardizing the quality and reliabilty, it is necessary to exercise more care than when handling standard DIP ICs.

Environmental conditions and handling precautions for the NEC miniflat IC family are described below.

#### Circuit Design

The electrical characteristics of the NEC miniflat IC are guaranteed the same as those of standard DIP ICs.

Since heat radiation is improved when the IC is mounted on the substrate, power dissipation  $P_T$  can be changed in actual use. However, the degree of change



largely depends on the method of mounting (size of substrate, coating method, etc). Therefore, full evaluation of the mounted board should be made in advance.

# **Total Power Dissipation and Thermal Resistance**

Figures 4 and 5 show the total power dissipation characteristics of the NEC miniflat IC family.

As shown in the figures, thermal resistance for a single element is approximately 180 °C/W for the 14-pin IC, and approximately 220 °C/W for the 8-pin IC.

When mounted on a hybrid IC or PW-board, the heat radiation through the leads is increased. With resin coating, the heat radiation through the resin to the environment is further increased. As a result, the thermal resistance in the mounted state is much lower.

It is suggested that the heat dissipation in actual finished mountings be fully analyzed prior to production.

Figure 4. P<sub>T</sub>-T<sub>I</sub> Characteristic (8-Pin Type)





Figure 5. PTT, Characteristic (14-Pin Type)



#### Soldering and Flux Temperature

Exposure to high temperatures over time should be carefully monitored to insure prolonged reliability. As An Absolute Maximum Rating, exposure to the following must not exceed 260 °C for 10 seconds.

- Solder dipping
- Soldering iron
- · High-temperature atmosphere

Rosin flux (pine resin) is recommended as soldering flux.

NOTE: Avoid flux containing chlorine. Residual chlorine after cleaning may affect reliability.

#### Cleaning

Flux should be thoroughly removed after soldering. Alcohol, Chlorocene, and Freon are all acceptable solvents; however, prolonged immersion in these solvents may remove printed markings.

Ultrasonic cleaning can also be applied if other components mounted on the same board can withstand it

#### **Protection Against Humidity**

Being super-miniaturized and employing a thinner plastic than standard DIP ICs, the miniflat IC has shorter leakage paths and requires much more protection against humidity.

Generally, anti-humidity protection is provided by resin coating after mounting on board. Examples of the process are described below.

- When sealed in an airtight package, no precoating is necessary.
- When sealed with resin, a buffer coating may be required as the resin contraction may exert stress on ICs when sealing. Sufficient evaluation should be made on the actual board.

For buffer coating, the use of resin with a certain degree of viscosity is suggested.

Please consult the resin manufacturers for appropriate encapsulation resin and coating materials.

#### **FUROPEAN DISTRIBUTORS**

A & D ABRAHAMCZIK & DEMEL GES. MBH. & CO KG EICHENSTRASSE 58-64/1 1120 WIEN TEL.: (222) 857661 TLX.: 134273

BELGIUM CN ROOD DE JAMBLINNE DE MEUXPLEIN 37 1040 BRUSSEL

TEL : (02) 7352135 TLX.: 22846

MALCHUS ELECTRONICS PVBA PLANTIN EN MORETUSLEI 172 2000 ANTWERPEN

TEL.: (032) 353256 TLX:: 33637 DENMARK MER-EL A/S VED KLAEDEBO 18 2970 HOERSHOLM TEL.: (2) 571000 TLX.: 37360

FINLAND OY FERRADO A/B P.O. BOX 54 VALIMONTIE 1 00380 HÉL SINKL 38

TEL.: (0) 550002

TLX.: 122214 FRANCE ASAP MONSIEUR LEGRIS

42, RUE HENRI MATISSE 59930 LA CHAPELLE D'ARMENTIERES TEL .: 20 35 11 10 ASAP RUE DE TROIS PEUPLES

78190 MONTIGNY LE BRETONNEUX TEL.: (1) 30 43 82 33 TLX.: 69 88 87

5. RUE MARCELIN BERTHELOT **BP 92** 92164 ANTONY

TEL.: (1) 46 66 21 82 TLX.: 203881 CCI 5, RUE BATAILLE 69008 LYON

TEL.: 78 74 44 56 CEDIS (TOURS) 1, RUE DU DANEMARK 37100 TOURS TEL .: 47417646

CELTI Z.I. DE COURTABŒUF 9, AVENUE DU QUEBEC 91940 LES ULIS TEL .: (1) 64 46 09 09

DIM INTER 65-67, RUE DES CITES 93300 AUBERVILLIERS TEL.: (1) 48 34 93 70 TLX.: 230524

DIM INTER (COLMAR) 27, RUE KLEBER 68000 COLMAR TEI : 89 41 15 43

DIM INTER (VILLEURBANNE) 101, RUE DEDIEU 69100 VII I FURBANNE TEL.: 78 68 32 29

**BATIMENT AUVIDULIS** AVENUE D'OCEANIE Z.A. D'ORSAY COURTABŒUF+ 91943 LES ULIS CEDEX TEL .: (1) 69 28 01 31

GEDIS 352, AVENUE G. CLEMENCEAU 92000 NANTERRE TEL.: (1) 42 04 04 04

GEDIS (AIX) MERCURE C Z.I. D'AIX EN PROVENCE 13763 LES MILLES CEDEX TEL.: 42 60 01 77

GEDIS (ALPES) 21, RUE DES GLAISONS 38400 ST. MARTIN D'HERES TEL.: 75 51 23 32

SERTRONIQUE (LILLE) 20, RUE CABANIS BP 35 59007 LILLE CEDEX TEL : 20 47 70 70 SERTRONIQUE (MANS) 60 BUE SAGEBIEN CEDEX 43

72040 LE MANS TEL.: 43 84 24 60 TLX:: 720019 TEKELEC

RUE CARLE VERNET CITE DES BRUYFRES 92310 SEVRES TEL .: (1) 45 34 75 35

GERMANY BIT-ELECTRONIC AG DINGOLFINGER STRASSE 6 8000 MÜNCHEN 80 TEL.: (0 89) 41 80 07-0 TLX.: 5 212 931

GLEICHMANN+CO ELECTRONICS

GMBH BAHNHOFSTRASSE 55-1 7250 LEONBERG TEL.: (0 71 52) 2 60 31 TLX .: 17 715 218

GLYN GMBH SCHÖNE AUSSICHT 30 **6272 NIEDERNHAUSEN** TEL.: (0 61 27) 80 77 TLX.: 4 186 911

H3W ELEKTRONIK VERTRIEB GMBH STAHLGRUBERRING 12 8000 MÜNCHEN 82 TEL .: (089) 429271 TLX.: 5 214 514 MICROSCAN GMBH ÜBERSEERING 31

2000 HAMBURG 60 TEL.: (0 40) 6 32 00 30 TLX.: 213 288 REIN ELEKTRONIK GMBH LÖTSCHERWEG 66 4054 NETTETAL 1

TEL.: (0 21 53) 73 3111 TLX: 854 251 SYSTEM ELEKTRONIK VERTRIEB GMBH

**HEESFELD 4** 3300 BRAUNSCHWEIG TEL .: (05 31) 31 40 95 TLX.: 9 52 351

**ULTRATRONIK GMBH** MÜNCHENER STRASSE 6 8031 SEFFELD TEL.: (08152) 7090 TLX.: 526459

UNIELECTRONIC VERTRIEBS GMBH LISE-MEITNER-STRASSE 8 6072 DREIEICH 1 B. FRANKFURT

TEL.: (0 6103) 3 5175 TLX.: 411213

ITALY ADELSY S.R.L. VIA DEL FONDITORE, 5 LOCALITA ROVERI 40127 BOLOGNA TEL.: (051) 532119 CLAITRON S.P.A

VIA GALLARATE, 211 20151 MILANO TEL.: (02) 3010091 MELCHIONI S.P.A. VIA COLETTA 37 20135 MILANO TEL.: (02) 57941

PANTRONIC S.R.L. VIA MATTIA BATTISTINI, 212/a 00167 ROMA TEL.: (06) 6273909

NETHERLANDS **CN ROOD** 

CORT V.D. LINDENSTRAAT 11-13 2288 EV RIJSWIJK TEL.: (070) 996360 TLX .: 31238 INNOCIRCUIT

MALCHUS ELECTRONICA ADVIESGROEP MALCHUS B.V. FOKKERSTRAAT 511-513 3125 BD SCHIEDAM TEL.: (010) 373777 TLX.: 21598

INTRA ELECTRONICS BV DUIVENDIJK 5C P.O.BOX 424 5672 AD NUENEN TEL.: (0031) 40 838 009 TLX.: (0044) 59 418 INTR NL

NORWAY JAKOB HATTELAND ELECTRONIC A/S 5578 NEDRE VATS

TEL.: (47) 63111 TLX.: 42850 PORTUGAL AMPERELS A AV. FONTES PEREIRA DE MELO 47, 4D

1000 LISBOA TEL.: (1) 53 26 98 TLX.: 18588

SPAIN

AMITRON S.A.
AVENIDA DE VALLADOLID 47 A 28008 MADRID TEL.: (1) 247 9313 TLX.: 45550

COMELTA S.A. EMILIO MUNOZ 41, NAVE 1-1-2 MADRID 17 TEL.: (1) 754 30 01 TLX.: 42007

LOBER S.A MONTE ESQUINZA 28 MADRID 4 TEL.: (1) 442 11 00 TLX.: 49533

SWEDEN NORDQVIST & BERG BOX 9145

AARSTAAENGS VAEGEN 19 10272 STOCKHOLM TEL.: (0) 8690400 TLX:: 10407

TH'S ELEKTRONIK BOX 3027 16303 SPAANGA TEL.: (0) 8362970 TLX .: 11145

SWITZERLAND MEMOTEC AG GASWERKSTRASSE 32 4901 LANGENTHAL TEL.: (63) 281122 TLX.: 982550

TURKEY BURC ELEKTRONIK VE MAKINA SANAYI VE TICARET A.S. BANKATCHI-SOKAK 15/2 KÜCÜKESAT

ANKARA TEL.: (0090) 41250300 TLX.: 43430

UNITED KINGDOM ANZAC COMPONENTS LTD BURNHAM LANE SLOUGH SLIGHN ENGLAND TEL.: (06286) 4701

DIALOGUE DISTRIBUTION LTD WATCHMOOR ROAD CAMBERLER SURREY GUIS 3AO ENGLAND TEL.: (0276) 688001

FARNEHL ELECTRONIC COMPONENTS LTD CANAL ROAD LEEDS LS12 2TH ENGLAND TEL.: (0532) 636311

IMPULSE ELECTRONICS LTD HAMMOND HOUSE CATERHAM

SURREY CR3 6XG TEL.: (0883) 46433 STC MULTI COMPONENTS EDINBURGH WAY

HARLOW CM20 2DF ENGLAND TEL.: (0279) 442971

VSI ELECTRONICS LTD ROYDOMBURY INDUSTRIAL PARK HORSECROFT ROAD 9 HARLOW, 5 ESSEX CM19 5BYQM

TEL.: (0279) 29666